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In integrated circuit manufacture, in particular, quality 
assurance, QA, is increasing rapidly in importance and in this 
research methods are developed and assessed which will assist with 
this. 
A review of current IC manufacturing is presented and CMOS 
technology shown to be dominant with BiCMOS seen to be a growth area. 
The role of Statistical Process Control, SPC, and the need for QA is also 
reviewed. This thesis addresses the problem and has defined some new 
techniques for the process control of a standard CMOS process. The 
approach is a novel one employing the concept of parasitic bipolar 
transistor test structures as a process control tool for present day CMOS 
circuits and, even more importantly, for BiCMOS devices. 
Test chip design and manufacture for the project are presented 
and the techniques proposed include: 
characterisation of parasitic JFETs to provide well depth 
information electrically 
the use of parasitic lateral bipolar transistors to estimate the 
sideways diffusion component associated with MOS transistors 
fabricated in a CMOS process 
the use of parasitic bipolar test structures to evaluate CMOS 
process uniformity. 
The test structures are shown to give a wealth of extra 
information and provide useful parameters for process control and, in 
some cases, have even been demonstrated to be more sensitive to CMOS 
process non-uniformities than those extracted from MOS devices 
themselves. 
The adoption of the concepts presented in this, thesis will provide 
process control information for today's CMOS processes and an insight 
into the control of future BiCMOS processes. 
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Chapter 1 
CMOS - An Introduction 
1.1.1 CMOS Technology Past and Present 
After its inception in the early 60's [1-2] CMOS logic was restricted 
in its applications to very specialised circuitry. These circuits were 
incorporated into watches and calculators and other low power or 
radiation-sensitive devices. In the years after its debut CMOS was 
compared unfavorably with NMOS due to its lower speed and poorer 
packing density. It was also more complex in it's layout and special 
attention had to be given to latch-up prevention.: 
In the 1980s transistor count passed the 4 million mark on the 
most complex designs. With this increase in transistor density, power 
dissipation has become a fundamental limit to circuit design. With the 
push for smaller geometries in the mid 1980s, CMOS performance 
began to align itself with that of NMOS technology. Small p-channel 
devices now deliver current approaching that of their n-channel 
counterparts. As devices are scaled below lp.m gate length, the 
difference between hole and electron saturation velocity decreases [3-4]. 
CMOS DRAMs with access times under 70 ns are commonplace. 
As the MOS technology was scaled down, NMOS processing has 
evolved to more complexity to provide punch-through protection, 
multiple threshold voltages, buried contacts and polysilicon interconnect 
and or resistors. 	 . 
Conversely, the complexity of CMOS processes has remained 
relatively unchanged and perhaps even improved with various process 
i,novations. CMOS now has the largest share of the semiconductor device 
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market (64%) and the growth in the CMOS market throughout the 80s 
has been almost entirely at the expense of NMOS; figure 1.1. When 
compared with NMOS, CMOS now has much lower power dissipation, 
comparable speed, and slightly poorer packing density, but better 
reliability. Packaging constraints will continue to limit chip power 
dissipation to a few watts per chip in order to avoid reliability issues [5]. 
1.1.2 Advantages of CMOS 
Several of the dominant features of CMOS technology described in 
ref [61 are summarised below 
Low power. DC conducting paths to ground do not arise: 
current is only drawn during switching. Reduced power means less 
strain on wire .bonds and metal lines. 
Higher noise margins. The maximum low output voltage is 
about 2 volts, compared with 0.5 volt for both TTL and NMOS. 
Ability to withstand extreme temperatures. This has led to 
CMOS being utilized for engine management chips. Thermal runaway 
is not a problem. Like any MOS IC, CMOS is self limiting: circuit 
currents drop as temperature increases. 
Sharp transfer characteristics. Output voltages switch quickly 
in response to input voltages. 
5 Wide supply tolerance. 
6. Bipolar transistors and analogue circuits can be constructed on 
the same chip as CMOS logic. This is discussed later. 
1.1.3 CMOS Fabrication 
Conventional CMOS was formerly realized by putting n-channel 
transistors in a p-well formed by diffusing boron atoms into an n-type 
substrate. p-channel devices were made outside the well in the n-
substrate. Figure 1.2 shows the cross-sectional view of a CMOS 
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structure made by the p-well technology. The start of the 80s saw this 
approach reversed with p-channel devices formed in an n-type tub [7][8]. 
This structure is identical to that in figure 1.2 with the n and p labels 
interchanged. Other working alternatives are twin-well [9],  retrograde 
well [10, 111 and quadruple well technology [121. The choice of technology 
chosen depends on the specific applications. Some of the pros and cons of 
the various well configurations are given below. 
p.weIl vs n-well 
Present CMOS technology offers sub-micron design rules. At 
these dimensions, n-channel devices in a p-well, when compared with 
p-channel devices in a n-well, provide about twice the driving current 
[13] but almost four orders of magnitude higher substrate current [14]. 
This is a fundamental difference between the two device types and it 
affects technology selection in many areas. Another fundamental limit 
is that the doping concentration in the well has to be higher than that in 
the starting substrate, thus resulting in higher junction capacitance 
and more body effect for devices made in the well. It has been shown [15] 
that, due to better intrinsic gettering, a p-type epitaxial layer grown on a 
p+ substrate provides longer (millisecond) minority lifetime than does a 
n-type epitaxy on n+ substrate. 
Twin well 
The twin well approach forms two separate wells for n- and p-
channel transistors in a lightly doped substrate. The major advantage of 
the twin well approach is the flexibility of selecting a substrate type (n or 
p) with no effects on transistor performance. The latch-up behaviour, 
however, will not be identical. A description of the latch-up problem and 
the influence of substrate choice is given in [16]. This flexibility may be 
important in implementing designs with different applications and in 
addition, self-aligned channel stops can be easily implemented with this 
approach. Consequently, spacing between n- and p- channel devices can 
be reduced for high density circuits. As CMOS technology advances to 
half micron dimensions, the twin-tub approach has become more 
attractive for the following reasons. Because the two device types 
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perform similarly in the half micron regime, it makes sense to provide 
symmetric n- and p-channel devices [17]. Since the doping concentration 
has to be scaled up at these dimensions, whether the devices are made 
in the well or substrate makes only a marginal difference. Submicron 
technologies such as trench isolation and epitaxial substrate, work well 
with the twin-well approach. For example, trench sidewalls are butted 
against highly doped wells. Moreovr, when epitaxy is used, this 
approach offers great flexibility in choosing n-on n+ or p-on p+, and even 
n- on p+ or p-on n+ if B(MOS (bipolar/CMOS) chips are implemented. 
Retrograde Wells 
Conventional wells are formed by diffusion. This is an isotropic 
process where impurity atoms diffuse laterally as well as vertically. 
Lateral diffusion - takes up silicon area resulting in poorer packing 
density. High energy ion .a.-',iiip14ntation, when used for well formation, 
provides minimum lateral spread because of the anisotropic behaviour 
of the implantation process. Unlike a diffused profile in which peak 
concentration is always at the silicon surface, the peak of the profile. is 
buried at a certain depth (depending on the implant energy) inside the 
silicon surface and the impurity concentration decreases as it 
approaches the silicon surface. This type of profile is called a retrograde 
well as it has the advantages of 
providing a retarded electrical field, which reduces the 
vertical bipolar gain (the properties of vertical bipolar gain with 
respect to well profile is discussed in chapter 7); 
high conductivity at the bottom of the well which 
decreases voltage drop in the well and increases vertical punch-
through when the well is made shallow; 
reduced junction capacitance and body effect if the 
implant energy is sufficiently high to move the highly doped 
region away from the channel. 
For 8CMOS applications, the highly conductive layer near the 
bottom of the retrograde well can also be used as a buried layer if bipolar 
devices are made in the well. 
1.2 Future Trends 
With its inherent low power characteristics and advantages in circuit 
design, CMOS is undoubtedly the dominant VLSI technology. In the 
next decade most digital designs, including microprocessors and 
memories will be made using CMOS. NMOS technology will disappear 
almost entirely (as did PMOS). More bipolar applications will be 
switched to CMOS as the technology becomes the dominant analogue 
technology. In ULSI, only CMOS circuits can run very fast without 
getting very hot.BCMOS cells will be present in an increasing number of 
CMOS designs, to provide very high speeds and large drive currents. 
16Mb DRAMs will soon be widely available and working 64Mb DRAMs 
have already been demonstrated [18]. Two level metal interconnect is 
already common with three and four level interconnect a necessity [19]. 
New technologies such as three-dimensional IC's will be more effective 
in packing more transistors on a chip or achieving a higher level of 
integration. CMOS due to its low power advantages will be the dominant 
technology in three-dimensional ULSI circuits. 
1.3 BiCMOS: The Future Partnership 
Figure 1.1 predicts a 5% market share for BiCMOS in 1994. This 
will probably be an underestimate as bipolar cells will be used in CMOS 
circuits without being regarded as a fully integrated BiCMOS process. 
The work presented in this thesis explores the concept of parasitic 
bipolar transistors as a process control tool for present day CMOS 
circuits. The advantages of this technique would be twofold. 
Bipolar test structures fabricated in a CMOS process 
can provide a wealth of extra process information which has so 
far been untapped. 
It will provide the MOS process engineer with an 
opportunity to become familiar with the concepts of bipolar 
transistor operation before it becomes an absolute necessity in 
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the everyday fabrication of BiCMOS devices. 
This thesis will demonstrate simple bipolar device designs that 
can be incorporated into any CMOS process. The theory of operation of 
bipolar transistors is developed in chapter 2. MOS device theory is 
discussed briefly to give a background to the device modeling aspects. 
which are covered in detail for both the bipolar and MOS device in 
chapter 3. 
The results presented in the thesis offer a comparison of 
conventional CMOS parameters vs those extracted from bipolar devices 
when used for CMOS process control. This illustrates the advantages of 
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Figure 1.1 Technology market share, including predicted shares. 
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Figure 1.2 Schematic showing main features of a CMOS cell fabricated 
using p-well technology. 
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Chapter 2 
Bipolar Device Theory 
Introduction 
This chapter presents basic device theory for the bipolar junction 
transistor and the MOS transistor. The theory presented here will be 
used as a starting point to develop the concept of device modelling in 
chapter 3. This thesis concentrates on the characterisation of the BJT for 
CMOS process control. Other devices such as JFETs and lateral BJTs 
are examined later in the text for distinct purposes. It was felt that as 
these devices are somewhat specialised, the treatment of their device 
theory and characterisation should be included in the relevant chapters. 
2.1 The pn Junction 
A p-n junction is the boundary between a p-doped region and a n-
doped region in a semiconductor single crystal. All integrated circuits 
and almost all silicon devices depend upon the characteristics of pn 
junctions for their operation [1].  The basic electrical characteristics of 
the p-n junction were first proposed by Shockley [2].  The initial theory 
was then expanded by Sah, Noyce and Shockley [31,  and by Moll [4].  Two 
comprehensive but differing views of the development of the most 
important semiconductor theory are given in reviews by Shockley [5] and 
Moll [4]. 
This section will deal with the basic junction theory for the 
linearly graded junction and the step junction under equilibrium and 
reverse bias conditions. The depletion approximation will be introduced 
as well as topics such as recombination. Although the step and linearly 
graded junctions are only two of many possible theoretical junction types 
they provide a good illustration of typical junction behaviour. 
2. 1.1 A Thought Experiment 
The basic concept of a pn junction can be introduced by using a 
thought experiment [6, 11. Imagine two semiconductor single crystals 
both uniformly doped, one p-type the other n-type. In these crystals there 
exists a condition of space charge neutrality. We take these two crystals 
at room temperature and join them together perfectly, even at an atomic 
level, to make one crystal. This process is physically unrealistic but can 
be imagined easily as demonstrated in figure 2.1. Let us consider what 
happens to the carriers in each crystal. The instant they are joined there 
is a sharp increase in holes and decrease of electrons going from the n-
type region to the p-type region. Figure 2.1 shows this schematically. 
From Fick's first law we know that such a large gradient (many orders 
of magnitude) will cause diffusion. Hence, there is a flux of electrons 
from the n-type region to the p-type and conversely a flux of holes from 
the p region to the n. This flux of holes and electrons spreads out the 
abrupt transition in carrier concentration. 
However, we know that for an electron to leave the n-side of the 
junction and enter the p-side it must leave behind a stripped donor atom. 
These donor atoms are fixed in the silicon lattice and cannot move. Thus 
space charge neutrality close to the junction disappears as electrons 
diffuse leaving stripped donors. Similarly holes diffuse from the p-side to 
the n-side leaving stripped acceptors, (figure 2.1). The removal of space 
charge neutrality in the junction area causes an electric field to be 
formed. Conventionally, lines of force originate on a positive charge and 
end on a negative charge, thus the field lines go from the n-side to the p-
side. The presence of such a field causes a drift current of electrons to 
flow from the p-side to the n-side and holes from n to p. 
The thought experiment has now developed four mathematical 
current components, the electron and hole diffusion and drift currents. 
If these currents had physical as well as mathematical existence there 
would be power dissipation as each current component moved through 
the silicon. However, since energy dissipation is dependent on net 
current, we resolve this dilemma by having zero net current at 
equilibrium. This means the hole drift current must match the hole 
diffusion current with no net hole transport in either direction. This 








Figure 2.1 Schematic illustration of "thought experiment" showing the 
"perfect" joining of two crystals at atomic level. 
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Thus, what emerges from this thought experiment is a perfect 
crystal which changes type at a planar pn junction. It has a positive 
charge associated with the n-side and an equal negative charge 
associated with the p-side. The resultant electric field reaches a 
maximum at the junction. If we look at hole carrier concentration it is 
at its maximum, the equilibrium density, far from the junction on the p 
side. As we approach the junction it begins to fall and well into the n-
type material, it has fallen to its equilibrium minority value. There is a 
symmetrical distribution of electron concentration reflected about the 
planar junction. 
2.1.2 The Depletion Approximation. 
In this section we consider the electric field created by the fixed 
charge associated with the stripped donor atoms in the n-type side of the 
crystal developed in the thought experiment above. We can examine the 
field intuitively with the aid of figure 2.2. The closer donor atoms are to 
the junction the more likely they are to have lost their charge to the 
diffusion current. Using the concept of field lines we can create a 1-D 
spatial field distribution shown in figure 2.3. The electric field at any 
point is proportional to the density of the field lines. The maximum field 
must be at x=O, the junction, as all lines must pass through the junction 
according to the definition above. 
The depletion approximation idealizes the charge density profile 
shown in figure 2.4b to give that shown in figure 2.4c. Theresult is a 
region from X/2 to -X0/2 where no carriers exist or at least their density 
is negligible. This depletion approximation is sometimes referred to as 
the abrupt approximation. 
The approximation makes the mathematical manipulation of the 
junction equations simpler. Using Poisson's equation to deal with the 
space charge region on the n-side: 
dxE 
	 (2.1) 
Then separate the variables and integrate with the space charge limits 









NA= I0'6/CM3  
I, 
Figure 2.2. Pictorial representation of junction at equilibrium having 
both sides doped to 1016/cm3  with circled symbols depicting ionized 
impurity atoms. Taken from reference [19]. 
ELECTRIC. FIELD MAGNITUDE 
x 
Figure 2.3. Resulting electric field profile from figure 2.2. 
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Figure 2.4 Applying the depletion approximation to the symmetric 
junction of figure 2.2. (a) Carrier profiles with heuristic representation 
of ionic charges "uncovered" by depleted carrier populations. (b) Charge-
density profile consistent with (a). (c) Idealized "depletion 
approximation" charge density profile corresponding to actual profile-in 




fdM = qND fdxi 	 (2.2) 
0 	 -XO 12 
Using a dummy variable for integration yields, 
E(x) = 
gND 
+ Em 	 (2.3) 
where 
qNDK 
Em 2e 	 (.) 
To obtain an analytic expression for the electrostatic potential developed 
on the n-side of the junction, substitute LV for E(x) and integrate over the dx 
same boundaries as in equation 2.2. Let the electrostatic potential on the 
n-side be V1N, such that 
X 
fd VfJ = -
gN 
j 	
+Jd.xi . 	 (2.5) 
VfN 	 -X,12 
This gives 
-qND (x2 XOX X02 
- VIN = 	+ —2 + —8) 	
(2.6) 
set V/--O at x=0 so that 
qNDKØ2  




= 	ND(2 - X
0x). 	 (2.8) 
2E 
However, in the example chosen for the thought experiment N A = ND = 
N, thus the combined electrostatic potential of the p-side plus the n-side 
is found from equation 2.7 and is twice I VINI or 
qNX02  
(2.9) 
This equilibrium potential is sometimes referred to as the built-in 
potential VfBI. Rearranging equation 2.9 results in an expression for the 
depletion width of the junction at equilibrium. 








exp  kT 	 (2.11) 







but for our example 




= 	 (2.14) 
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=L q2N J 	
(2.15) 
Using a "typical" value of N = 1016/cm3 results in AVI0 = 0.69V and X. = 
0.431.tm. 
To stimmarise this section one can say that the contact potential 
Aji0 may be regarded as the potential hill that keeps majority electrons 
on the N side. That is a steady current of electrons diffuses "over" the 
hill because of the concentration gradient existing there, but an equal 
current of electrons in the other direction is maintained at equilibrium 
through drift caused by the built-in field. The same potential hill iiy0 
will keep holes on the P side. AiVc, will adjust itself so that with it's 
accompanying field it is just able to counter hole and electron diffusion 
at equilibrium. 
2.1.3 Linearly Graded Junction 
The linearly graded junction is another doping profile that, like 
the step junction, can be treated exactly. This treatment also gives useful 
results for approximating real pn junctions. In a linearly graded 
junction the net dopant concentration varies linearly from the p-type 
material to the n-type material. This type of junction is characterised by 
a constant a, which is the gradient of the net dopant concentration and 
thus has units of cm-4. The net dopant concentration can be written as 
ND - NA = -ax throughout the space charge region, (figure 2.5a). The field 
and potential are readily found from Poisson's equation by using the 
depletion approximation (section 2.1.2). Since the space charge varies 
linearly with position in the depletion layer, the field varies 
quadratically and the potential varies as the third power of position in 
the space charge region (figure 2.5). 
Although linearly graded junctions are not realised physically, 
many practical cases can be approximated by a linearly graded junction 
over at least a limited voltage range. If a step junction is heated so that 
the dopant atoms diffuse across the junction, the junction becomes less 
abrupt. This may be approximated by a linearly graded junction 
17 
provided the space-charge region is narrow compared to the diffusion 
length of the impurity atoms. Even diffused junctions are sometimes 
approximated by linearly graded junctions over a limited distance. 
2. IA The pn Junction Under Forward and Reverse Bias 
This section will discuss the low level behaviour of the pn junction 
under forward and reverse bias conditions. Although pn junctions are 
quite often operated under high level conditions, the low level case 
allows the concepts involved to be grasped more easily. The term low 
level here means• that the minority carrier densities remain much 
smaller than the equilibrium majority carrier densities. However, the 
minority carrier densities can exceed their own equilibrium density by 
more than several orders of magnitude and still fulfill this condition. 
For simplicity we shall continue to use the 1-dimensional sample 
developed from the thought experiment, i.e., a uniformly doped single 
crystal with a symmetric step junction. We shall consider only one 
carrier, electrons. In section 2.1.1 it was established that in equilibrium, 
at any point in any plane of the model crystal, the drift current and the 
diffusion current balance perfectly with no net current flow. From 2.1.2 
the junction possesses a built-in potential AV, A forward potential will 
reduce this potential step, and figure 2.6 shows this effect schematically, 
highlighting the effect on the width of the transition region and the 
resulting reduced electric field. 
This change favours the diffusion component of the junction 
current while inhibiting the drift component. Consequently, electrons 
flood from the n-side of the crystal to the p-side (also holes flood from the 
p-side to the n-side). This injection of electrons forms the basis of 
transistor action as will be discussed later. It is the quantities of these 
injected carriers which are treated in this section and lead to the 
derivation of the low level current equations for pn junctions under bias. 
Figure 2.6 shows the sample schematically with a forward bias 
VNP applied. The subscript .t has been introduced to define the new 
boundaries of the space charge region for the crystal. 
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Figure 2.5 Properties of a linearly graded junction using the depletion 
approximation: (a) net dopant concentration: ND - NA = -ax, (b) space 
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Figure 2.6 A symmetric step junction. (a) Physical representation with 
P-type side as a voltage reference. (b) Band diagram with no applied 
bias. (c) Potential profile for a small forward bias defining the imposed 
junction voltage V3. Taken from reference 1191. 
(b) 
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From the application of Boltzman statistics to the semiconductor 
problem, the ratio of electron densities (or hole densities) is 
exponentially related to the potential difference between the two points 




= exp [U0(x& - U0(xi)] 	 (2.16) 
where(,)is the potential at point x1 in the 1-D sample and p0(xi) is the 
hole density. 
P0N - 
j — = exPkT[P(xw) -  Kx,)] 	 (2.17) op 
where P0N  and p0,, denote the neutral equilibrium values for holes on the 
p-side and the n-side. Solving this for minority carrier densities using 
(xpp) - 	 (2.18) 
gives 
r..q ,01 
PON = p0 exp 
[ kT 	
(2.19) 
Consider now the application of a small negative terminal voltage VNP, 
shown in figure 2.6a. The low-level assumption lets us conclude that all 
the potential is dropped across the junction and not at' the ohmic end 
contacts. As in figure 2.6c the change in barrier height is: 
Vj = LW'- LW' 	 (2.20) 
This is the imposed junction difference which is equal to the terminal 
potential in the low level example given here. Under high level 
conditions, there are a number of important differences. Some of these 
are discussed in section 2.2.2. 
To obtain the desired boundary values of minority densities, p, 
holds for low level injection as well as equilibrium. Then 
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P (x) = p(xp)exp. 	 (2.21) 
Expression 2.21 is known as the Boltzman quasi-equilibrium value and 
can be can be re-written using 2.20 as 
(-qL1y0'\ 
kT )eXP(kT). 	 (2.22) 
The strict preservation of charge neutrality dictates that when 
minority carriers are injected then the majority carrier concentration 
must rise by the same amount. One must remember that this amount of 
injected carriers may change the minority carrier density by orders of 
magnitude while the same amount makes relatively little difference to 
the majority carrier density. 
For low level conditions, by definition, the majority carrier 
increment is negligible. Thus 
P(Xpp) =Pp 	 (2.23) 




P(X,)=PoNexP exP kT 	 (2.24) 
Parallel arguments result in 
VNp  -
n(xp) = fl0pexp 
yi 
n0pexp ( U  ) 	
(2.25) 
equations 2.24 and 2.25 are known jointly as the law of the junction. It 
was first derived by Shockely [1] and the pair of equations are often 
referred to as the Shockley boundary conditions. Shockley used the 
concept of Quasi-Fermi levels to develop (2.24) and (2.25). 
2.1.5 Current Voltage characteristics of the Ideal Jimtion 
The one-sided or grossly asymmetric pn junction exhibits 
asymmetric carrier injection, this makes it a useful example for 
analytical treatment. Also, a practical "emitter" in a BJT is made this 
way because asymmetric injection is specifically desired (chapter 3). 
Such a junction is shown in figure 2.7. 
If we forward bias the junction with a negative voltage V to the 
n-side to produce the profiles shown with heavy lines. According to the 
law of the junction, equations 2.24 and 2.25, the minority densities at 
both boundaries will be increased by the factor exp( -qVNP /kT). Let the 
factor be 103  so that from equation 2.25 
VNp = 	in 109 = -0.173 Volt. 	 (2.26) 
This value is well in the low-level injection regime. The next assumption 
is of major importance for this analysis. That, is, the hole diffusion 
current at the left of the boundary is negligible compared to the electron 
diffusion current at the right hand boundary. In short, current passing 
through the forward biased np junction consists almost exclusively of 
electrons. 
For clarity, the n(x) profile has been redrawn using 'a linear scale 
in figure 2.7c. The x origin has been placed at the right boundary to 
simplify future equations. We assume that the p region is extensive 
enough so that n'(x) can be treated as purely exponential. The current at 
x=0 is purely diffusive and hence because electron current greatly 
exceeds hole current at the left hand boundary, it follows that the total 
current can be written 
dn i J -J,(0) = qDn—' x=0 	 ' 	(2.27) 
Excess electron density n' is defined as the difference between the actual 
density and no or 





















Figure 2.7 One sided (NP) step junction under forward bias. (a) 
Physical representation. (b) Carrier profiles in log-linear 
representation. (c) Minority-electron profile in P region with fully linear 






We have assumed that n'(x) is purely exponential thus 
111 n'(o) 
dx 1 - L 	
(2.31) 
where Ln  is the electron diffusion length. Using equation 2.28 again it 
follows that equation 2.30 becomes 
ID 
 
--n -z 	[n(o) . flop]. 	 (2.32) 
The law of the junction, equation 2.25, gives us n(o), so that 
-J = qDnfiop[exp(
1' ) i] 	 (2.33) 
all that remains to obtain a current voltage equation is to multiply both 




L 	Iexp( '1") - 1].. 	 (2.34) 
The coefficient in equation 2.34 is often termed the saturation current Ii,, 
and that in equation 2.33 the saturation current density, J0. This is 
because reverse bias causes the exponential term in either expression to 
"drop out"; thus the simple theory predicts that reverse current quickly 
levels out or "saturates" at Io  or current density, at J0. 
gVNP\ 1 





2.16 Generation and Recombination 
The analysis of the pn junction that led to the diode equation was 
based on conditions in the quasi-neutral regions. The space charge layer 
was treated solely as a barrier to the diffusion of majority carriers, and it 
played a role only in the establishment of minority carrier densities at its 
boundaries. This is a reasonable first-order description of events and the 
25 
equation derived from it, equation 2.35, is called the ideal diode equation. 
Over a significant range of useful biases, however, the ideal diode 
equation is quite inaccurate, especially for silicon pn junctions. It is 
necessary to consider corrections to this equation that arise from a more 
complete treatment of events in the space-charge region. The main 
effect to be considered is carrier generation-recombination. 
Many texts provide a good account of the Hall-Shockley-Read 
generation-recombination theory [6,7,8,9,10,111. The inclusion of 
generation-recombination effects results in a modified current-voltage 
equation for the silicon diode. 
I Io[exp(-gvNP)-1] 
- = 
	U 	+ 4 2kT )-1] 	(2.36) 
The second term in equation 2.36 is a current which arises from 
generation-recombination in the space-charge region. This current will 
dominate the behavior of a silicon junction in the low-level part of its 
forward bias • characteristics and almost all of it's reverse characteristic 
[12,13]. 
22 Principles of Transistor Operation 
The Bipolar Junction Transistor (BJT) consists of two pn 
junctions in close proximity; it therefore has three regions. Figure 2.8a 
shows a schematic of a simple bipolar transistor with the three regions 
labeled the emitter, the collector and the base. Figure 2.8b shows a one-
dimensional model of a npn bipolar transistor which will be used to 
develop analytic and quantitative values for the currents flowing in this 
structure. 
The first grown junction transistors actually possessed a 
structure like that shown in Figure 2.8b. Even in modern BJTs the 
central portion of the transistor approximates to a one-dimensional 
case, hence the analysis of the one dimensional problem is relevant. 
2.2.1 1-D Analysis of npn Device 
Figure 2.9 shows the band diagram for a npn transistor 
(symmetrical step junctions have been chosen for simplicity). In Figure 
2.q(a)the transistor is at equilibrium with no external bias applied. From 
the pn junction theory developed we know external biases can forward 
bias or reverse bias a pn junction. Figure 2.9b shows the band diagram 
of a BJT under it's most commonly used mode of operation, in the 
common emitter configuration. Here the base-emitter junction is 
forward biased and the base-collector junction reverse biased. 
Forward biasing the base-emitter junction results in large 
quantities of electrons being injected from the emitter to the base. Most of 
these electrons diffuse across the base to reach the base-collector 
junction. The base-collector junction is reverse biased, thus the 
electrons which reach this junction are swept by the electric field into 
the collector. It should be noted that even though the base-collector 
junction is reverse biased, a current approximately the size of the 
injected emitter current flows through it. This is the principle of 
transistor action: a large current flows in a reverse biased junction due 
to the existence of a forward biased junction in its proximity [14]. 
As stated above, not all electrons injected by the emitter will reach 
the collector, some will recombine with holes en-route through the base 
and the two space charge regions. Although the currents react in a 
complicated way they can be simply represented by Figure 2.10 [15]. 
The current shown by 'D  is the defect current; if it did not exist the 
emitter would be "perfect". It is composed of holes which diffuse across 
the forward biased junction to recombine with electrons in the emitter. 
'L is the leakage current, attributable to carrier generation within 
the base-collector space charge region. The holes which leak into the 
base can join the holes already present and contribute to the emitter 
defect current or they can recombine with electrons injected into the 
base. In modern transistors, however, recombination currents are 
usually neglected because they are so small. 
The above assumption simplifies Figure 2.10 to give Figure 2.11. 
Thus 'B  (the base current) becomes equal to the defect current 'D•  Using 
theory expounded in the pn junction section above, we can develop 
analytic expressions for 'B  and Ic using expressions for carrier 
transport across a junction with known boundaries. For a npn 
transistor with cross sectional area A: 
IC = AqDflB 
dnE 	 (2.37) dx 
27 
Emitter 	 Base 
p 
n (epitaxial film) 
--------------A n+ (substrate) 
A section of the planar 
transistor can be 
approximated by the 
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Figure 2.8 Representation of the npn bipolar junction transistor (BJT) (a) 
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Figure 2.9 Energy-band diagrams (i) and electron-density sketches (ii) for the 
transistor sketched in figure 2.8. (a) Equilibrium condition, (b) one junction 
reverse-biased, and one junction forward-biased. The cross-hatched areas 
represent space-charge regions. 























Figure 2.10 Various currents within the NPN BJT. Arrow widths 
represent current magnitudes qualitatively, and circled values indicate 
typical magnitudes in a small device. Breaks in arrows represent the 
condition of holes meeting electrons to recombine. Taken from reference 





Figure 2.11 Simplified BJT current patterns showing only the two most 
important components. Note that these approximate 'B  and I 
respectively. 
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Then using the law of the junction 
AqDflBnOBexp IgVBE\ ( kT ) 
'C = 	 XB 	
(2.39) 
Using the theory developed for the forward biased junction, the emitter 
defect current can be written as 
	
= -AqDpE f- 	 (2.40) 
evaluated at the boundary of the emitter junction space charge layer. But 
the magnitude of this current is simply 'B,  so that 
AqD EPOE 
 exp fgVflE\ 
(, kT) 
(2.41) 1B " - D' - 	LpE 
In the common emitter configuration 'B  is the input current and a DC 
current gain can be defined as 
LC 
=hFE 	 (2.42) 
Dividing equation [2.39] by [2.41] we obtain 




From [2.43] it can be seen that f3 is fixed by constants defined by the BJT5 
structure. This is very important. For a large J3, a small value of XB is 
required and also a large ratio of n,1B / n0 which means a large ratio of 
ND in the emitter to NA  in the base. The remaining quantities D flB and 
DpE are not under the control of the transistor designer to the same 
degree as the others. 3  is a fuidamenta1 parameter in the Ebers Moll 
equations which are discussed in chapter 3. 	 - 
2.2.2 Non Ideal Factors 
The Early effect as it has come to be known was first analyzed by 
J.M. Early [16]- in the era of grown junction BJTs. Although the effect 
was less pronounced in these devices, he noted a decrease in base width 
with increasing collector voltage. The effect is particularly pronounced 
in the alloy-junction BiT, and figure 2.12 uses this structure to explain 
the effect. Figure 2.12a shows the 1-D structure and figure 2.12b shows 
the base region profile with a small applied VCB.  When VCB is increased 
the base-collector space charge region extends almost exclusively into 
the neutral base region. The base width XB decreases and 4E in the base dx 
region increases accordingly. This leads to an increase in terminal 
current I. Therefor, j3 has become voltage dependent. The base current 
does not increase significantly since it is primarily due to effects near 
the emitter-base junction [171. 
Figure 2.12d demonstrates the effect on the output characteristics 
of the device. Extrapolation of the slopes of the output curves leftwards, 
will for many transistors converge at a point on the voltage axis. This 
point is named the Early voltage [18]. In terms of VA (the forward early 
voltage), the smaller the value the more variable is the transistor in 
terms of dynamic conductance and dynamic output resistance. 
2.3 MOS Device Operation 
A rudimentary analysis of the MOS device is given below. From 
this current-voltage 	t&1-i o 	will be derived It will be shown how 
these form the basis for the level 1, 2 and 3 SPICE models discussed in 
chapter 3. 
Figure 2.13 shows a schematic diagram of the MOSFET device 
showing its principal features. The MOSFET consists of a 
semiconductor region, a thin insulator (silicon dioxide) overlying it and 
a conductive material forming an upper plate for the capacitor (the 
gate). The n regions in the p-type semiconductor are termed source and 
drain because electrons (in this case) can flow from source to drain 
KK 
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Figure 2.12 The Early effect. (a) Physical representation of a BJT 
exhibiting the Early effect. (b) Base-region minority hole profile with a 
small value of VCB . (c) Base-region minority-hole profile with a much 
larger value of VCB . (d) Output plane, showing VCB -modulated collector 
current Iresulting from changes in active base thickness X caused by 
collector-depletion-layer encroachment. Taken from reference [19] 
(a) 
when the silicon region near the oxide-silicon interface permits electron 
conduction. This occurs when a gate voltage is applied sufficient to 
cause inversion. Biasing the gate positively with respect to the silicon 
attracts electrons to the interface region. When their volume density 
(which peaks immediately below the oxide) equals the equilibrium hole 
density in the underlying p-type silicon, the device is said to be at the 
threshold of strong inversion. The gate voltage corresponding to this 
condition is termed the threshold voltage VT. Once the gate has been 
biased at a voltage in excess of VT, a positive voltage applied to the drain 
region with respect to the source causes electron transport from source 
to drain through the inversion layer. This constitutes the channel. Since 
electrons populate the channel in the example above, this device is an n-
channel MOSFET. 
Figure 2.14 shows the structure of figure 2.13 in cross-section and 
defines a set of bias conditions for further analysis. To start, let the 
source and drain be electrically common as shown in 2.14. It is 
customary to refer all bias voltages to the source. Thus in the case of the 
gate, the potential of interest is 
VC1_VS_=VGS 
	 (2.44) 
Let us assume a value VGs > VT, so that an inversion layer exists. 
To cause electrons to flow from source to drain let us also apply a voltage 
to the drain, 
(2.45) 
and let VDS << VGS. Hence we have established conditions for achannel 
current 'ch,  where the conventional current flows from drain to source. - - 
The condition VDS << VGS causes the channel to have a nearly constant 
"thickness" from source to drain. Using the concept of sheet resistance 
Rs we may write the resistance of a rectangular layer as 
R =SZ 
	 (2.4) 
where L is the layer dimension in the current direction, and Z is that 










Figure 2.14 Cross-sectional diagram of n-channel MOSFET with 
grounded source and substrate terminals, with gate voltage VGS 
sufficient to produce an inversion layer (i.e., to form a channel), and 
with a smaller drain voltage VDS. 
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(b) 
Figure 2.15 Formulating the sheet-resistance concept. (a) A "square" of 
conducting material having a thickness X and a cross sectional area A = 
LX. (b) When squares are assembled in series, the resulting resistance 
is found by multiplying the sheet resistance Rs by the aspect ratio of the 
assembly, LIZ. 
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knowledge is required of the samples thickness nor resistivity. 
Uniformity in the x direction is not required. A channel is an example of 
a thin sheet that is non-uniform in the x direction. 
The ratio LIZ specifies the number of squares in series; the 
resistance of each times that ratio gives the total resistance. When L <Z, 
the ratio ZIL gives the number of squares in parallel. The net resistance 
is the resistance of each square divided by ZIL. If we assume that the 
channel has a well-defined thickness X, and is uniform and has a 
volume of density n of electrons, then the amount of charge per unit area 




We can eliminate X 
	
n —qflr 	 - i. "s q/.tn 	/i,R 
Mml 
(2.49) - 




and the foregoing approximations we can write 
Qfl=-C(V- VT) . 	 (2.51) 
The minus sign enters because VGS is applied to the field plate, while Qn 
resides in the other plate of the MOS capacitor. That is, the channel or 
inversion layer may be considered to commence at the voltage V,.. Since 
the electrons are so close to the oxide-silicon interface, the MOS 
capacitor at this point may be regarded as a simple parallel plate 
capacitor and it's charge per unit area is determined, via the capacitor 
law, by the applied voltage in excess of VT. From equations 2.49 and 2.50 
R5=-_1 = 
	1 
PnQn 4UnCOX(VGS - VT) 
(2.51) 
for the MOSFET in figure 2.13. We also assume that there is actually a 
potential variation along the channel, owing to the channel's finite 
resistance and the passage of Ich,  though we have assumed this 
variation to be small. The effect of this potential drop is to cause a 
variation with y of channel thickness or charge per unit area. This is 
shown in an exaggerated fashion in figure 2.16. This is the gradual 
channel approximation. Because the polarities of VGS and VDS are the 
same, the effect of the V(y) variation is to cause less voltage drop through 
the oxide near the drain end of the channel than near the source end. 
Consequently, using the gradual channel approximation, the channel 
grows thinner (has fewer electrons per unit area) toward the drain end. 
This means that R8 = R(y), or, sheet resistance varies spatially in the 
channel. From equation 2.51 
Rs(y) 
 
= 	 (2.53) 
Jtfl COX [VGS - VT  -V(y)] 
Employing the sheet resistance equation 2.48, we can write for the 
element dy of channel length 
dR=R8ç. 	 (2.54) 
Where Z is the dimension of the channel in the Z direction. Combining 
equations 2.53 and 2.54 gives 
dy 
dR = 
Z/.LnCox  [ VGS - VT  -V(y)] 	
(2.55) 




where V will be used to mean V(y). The negative sign enters because 
conventional current flows "down" a voltage gradient, while a positive 
dV means a voltage rise. Combining equations 2.55 and 2.56 yields 
Zjt,COX [VGS - VT - V] dV 
'ch = - 	 dy 	
. 	 (2.57) 
Y 
x 
Figure 2.16 Cross-sectional diagram of a MOSFET for 
purposes .of rudimentary analysis. Beyond-threshold 
conditions prevail throughout the channel. 
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Note that 'ch ;& 1(y). This is because carriers in the channel are confined 
to a potential well near the surface from which they cannot escape, and 
consequently, channel current must be constant from source to drain. 
Separating variables and integrating from source to drain gives us 
L 	 VDS 
'ch jdy = Zii4C0J(V - VT - v) dV 	(2.58) 
or 
JLnCox Z 
'ch = - 2 —[2(vGS -vT ) VD. -V ]. 	 (2.59) 
Now 'ch = 'D where 'D  designates a terminal current. The negative Ich 
indicated in figure 2.16 flows leftward, which causes it to flow into the 
drain terminal. An inward-flowing terminal current is, however, 
conventionally designated as positive, which accounts for the sign 
difference. Consequently 
LnCox Z 
= 2 L[2 (VGsT)vDss ]. 	 (2.60) 
The oxide capacitance per unit area Cox is 
Cox Lox - y 
'I-ox 
(2.61) 
where s0, the absolute permativity of the oxide and X0 	oxide - 
thickness. Equation 2.60 constitutes the SPICE level 1 model for the 
MOSFET device. This is the starting point for the discussion of the model 
and it's refinement in chapter 3. 
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Bipolar and MOS Modelling 
Introduction 
This chapter will discuss process control and its role in 
semiconductor fabrication past and present. From these observations an 
attempt to forecast and classify the future role of process control will be 
made. 
The origins of process control lie with the development of test 
vehicles to enable reliability studies to be made on MOS and bipolar LSI 
chips [1, 21. Process control has now reached the point where 
parametric test details obtained from process control chips (PCCs) are 
used on a go-nogo basis for further functional testing, eg for catastrophic 
process errors such as missing implant or wrong mask. More 
commonly, parametric results are used to correct drifting processes or 
to pinpoint out of control equipment in a process step where more than 
one piece of equipment is available for a specific operation. The• 
accumulation and analysis of this parametric data has now become a 
subject in itself with the advent of computer aided design/computer 
aided manufacture CAD/CAM software packages such as PROMIS [31 
and COMETS. Their purpose is to monitor batch progress through the 
process and to keep records of both electrical and physical 
characteristics (ie which implanter or oxidation tube was used for a 
particular batch). 
The field of parametric testing includes test structures, test chip 
architectures, relating parametric test data to processing and to 
functional test results, and parametric testers themselves [4].  This 
chapter will attempt to examine each of these aspects in order to put in 
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context the work done on this topic. 
3.1 Parametric Test Systems 
Before examining the parametric  data available and methods of 
extracting it, some time should be devoted to looking at the equipment 
available for parametric extraction. 
The first commercially available systems dedicated to parametric 
test arrived in the marketplace around 1975. These first generation PT 
systems had single task operating systems based on 8 or 16 bit 
processors such as the Z80 or DEC 11103. Often these systems had only 
floppy disks for mass storage and collected parametric test data at rates 
of 1 to 10 results per second. These machines were used to automate 
manual curve tracer measurements [51. Three major parametric 
systems emerged, the Accutest system 3000, Keithley system 300 and the 
Lomac LM-80. These testers competed favourably with semiconductor 
manufacturer's in-house test equipment by furnishing higher 
accuracies, faster tester speeds, fewer errors and real time data 
analyses [6, 71. 
Whilst some of these systems are still in operation in mass 
production semiconductor fabrication, they have generally have been 
superseded by the new breed of parametric test systems which are more 
complex, faster and included as part of a computer integrated 
manufacturing package (CIM). 
3.1.1 Tester uses 
A parametric test system operated in a suitable environment can 
provide process monitoring information and electrical characterisation. 





can be obtained to give quick feedback to the product engineer for 
efficient front-end quality assurance. Several test chips per wafer are 
usually tested for this purpose. Parametric testing for process control 
must therefore be fast and efficient with the additional constraint that 
spurious data must be easily identified, i.e., data needing much analysis 
to determine whether it comes from a good device or a bad device is not 
appropriate for process control parametric test. 
However, when parametric testing is used for electrical 
characterisation, some tests require much analysis for their 
interpretation. Detailed CV techniques for impurity profile definition is 
one such example. Electrical characterisation may include the same 
tests as those in process control but would include more data points. A 
full characterisation of a test chip would be carried out if the routine 
parametric test in process control highlighted a deviation from the set 
tolerances in the process. The data obtained can then be correlated with 
the wafer's process history to obtain the reason for the failure. 
The third category of use for a parametric test system is device 
characterisation. This would be done on an off-line parametric test 
system. It is here that the process engineer, device engineer and design 
engineer must collaborate. Devices fabricated by a new or altered 
process must be characterised to provide parameters for device and 
circuit models such as SPICE, or more frequently for large 
manufacturers, their own in-house models or variations of SPICE. In 
order to create a new design or modify an old one, the designer must 
have access to a best - worst case library of model parameters. 
Parametric testing is the cornerstone in the iterative cycle between 
design requirement and process possibilities. The need for faster and 
more frequent cycles in this relationship has caused process monitoring 
and device modelling to be two of the fastest growing applications of 
parametric testing. 
3.2 Parametric testing for Statistical Process Control (SPC) 
In order to identify the role of parametric testing for process 
control in a large semiconductor manufacturing organisation, a 
resume of Motorola's SPC guide is presented here. This highlights the 
company commitment to SPC. Motorola's expressed objective is the 
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achievement of "error free performance' in products and services. 
Whether zero defects is a consistently achievable goal or not remains 
subject to conjecture. However, Motorola is committed to a hundred-fold 
performance improvement by 1991, and a Six Sigma Capability by 1992. 
3.2.1 Six Sigma Capability 
Each process attempts to reproduce its characteristics identically 
from unit to unit. Inherent in each process, however, there are 
variations in conditions and materials that are uncontrollable and 
unalterable. In all cases, therefore, the unit-to-unit output 
characteristics may vary somewhat from the ideal (design target). 
The performance of a product is determined by how much margin 
exists between the design specifications and the actual value of that 
specification. For some processes, such as those using real-time 
feedback to control the output, the variations can be quite small; for 
others they may be quite large. Many of the parametric data of a given 
specification tend to follow the normal distribution curve shown in 
Figure 3.1. 
Variation of the process is measured in Standard Deviations 
(sigma) from the Mean. The normal deviation, defined as process width, 
is ±3 Sigma about the mean, representing a yield of 99.73%. The 
Motorola goal is to design their products with a component yield that is 
significantly better than ±3 Sigma. The table in Figure 3.1 shows that a 
design which can accept twice the normal ±3 Sigma variation of the 
process (design width = ±6 Sigma) will have a product yield of 
99.9999998%, corresponding to 2 defective parts per billion. SPC will be 
used to achieve Motorola's goal of ±6 Sigma capability in product design 
and manufacturing by 1992. 
3.2.2 Statistical Process Control 
Process variations can result from two causes: Common Causes 
and Special Causes. Deviations resulting from Common Causes are 
those that are inherent in the process and cannot be reduced without 
changing the process itself. Their effects are reflected in the location, 
spread and shape of the distribution curve. Indeed, it is the Common 
Causes, alone, that determine the capability of a process, and any basic 
EM 
LSL 	
SPECIFICATION 	 USL 
I RANGE 
0.001 ppm 11350 PPM 1350 ppm 1 0.001 ppm 
NOMINAL = 
±3 a 
Figure 3.1 Typical normal distribution. 
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improvement in process capability can be achieved only be reducing or 
eliminating the deleterious effects of Common Causes. 
Deviations due to Special Causes result from changes in external 
conditions that are controllable. Operator training and experience, 
changes in temperature or humidity, variations in test equipment are 
examples of Special Causes. A process can be considered to be under 
Statistical Process Control only when such Special Causes have been 
eliminated or adequately reduced. Their detection and elimination are 
the primary, functions' of statistical process control procedures. The 
work presented in this thesis demonstrates some novel test structures 
designed to help monitor the Special Causes present in a CMOS process. 
3.3 Bipolar modelling 
As discussed above the statistical control of a process can only be 
achieved through the detection and elimination of changes due to 
controllable external conditions. Device modelling allows the changes 
that are measured physically by parametric extraction, to be related to 
the internal structure of the device. 
The models presented below will be referenced in later chapters. 
They are presented here in their simplest form with reference to more 
detailed derivations. The equations derived will be used later to support 
conclusions drawn about the relationships between parasitic devices 
and CMOS devices. 
3.3.1 The Ebers and Moll equations 
The equations to be derived here were first presented in 1954 by 
Ebers and Moll [8]. More than 35 years later some of the most complex 
computer modelling software still uses these equations as their basic 
framework. In this light the derivation presented here varies from that 
presented in their original paper. In this section we will derive the 
transport equations, ie the transported current across the junction 
boundaries. This is the form in which most computer simulation 
programs adopt the model and as such is most relevant for later 
discussion. 
The Ebers and Moll model explains the operation of the BJT in 
terms of diode interaction (chapter 2.1). The transistor to be considered 
here is an ideal 1-D npn BJT. The npn transistor was chosen since it is 
the most common of the BJTs and was treated in chapter 2. If we 
consider the common base configured transistor shown in figure 3.2, we 
can write 
dn 	B(0) - fln(KB)\ 	 (3.1) I =qADOx I 
 =qAD(fl 
XB 
One of the explicit assumptions made by the Ebers Moll model was that 
the emitter and collector junctions were individually governed by 
current voltage equations of the form 
-i = 4exp ((VNP))  4]. 	 (3.2) 
We have seen earlier in chapter 2 equation 2.35 that this is the law of the 
junction first proposed by Shockley. By utilising the law of the junction, 
expressions for the minority carrier densities at the junction boundaries 
can be found: 
	
nIO) = OB 




flB(XB) = OB 	 (3.4) 




IC = qADno2 	XB 
To follow convention let us say: 






B) = 110B 
0 	 XB 
Figure 3.2 Forward common-base operation. (a) Bias configuration with 
emitter junction forward-biased and collector junction short-circuited. 
(b) Base-region minority-electron profile corresponding to (a) conditions. 
Law of the junction specifies equilibrium density at x = XB. 
(b) 
then 
IC = Ii (ex 
[(VEI)] 
Wi). 	 (3.7) 
At this point the physical significance of Ii should be noted. It has the. 
form of a diffusion current whose gradient is floB /XB. This current 
represents a parameter which is dependent on transistor structure and 
can be obtained in principle by short circuiting the emitter junction and 
reverse biasing the collector junction. This arrangement is shown in 
figure 3.3a. 
The reverse bias voltage VCB can range from 0.2V up to large 
values without altering the gradient of the carrier profile. This is 
illustrated in figure 3.3b which shows the minority carrier profile for 
two different bias voltages. This condition holds true providing junction 
boundary motion is neglected. This was another explicit assumption 
made by Ebers and Moll. Note that a coordinated change in XB and 
equilibrium minority carriers leaves Ii unaltered. That is Ii is fixed if the 
gradient is fixed. 
flOB YB-= constant. 	 (3.8) 
Invoking the mass action law: 
= constant. 	 (3.9) 
N XB = XB  
Thus Ii is fixed by the quantity N,KB which has dimensions of number 
per unit area and gives the areal net impurity of the active base 
region.The quantity NABXB is known as the Gummel number of the 
transistor. This parameter gives important information about the static 
properties of the BiT [9].  What we have derived so far is a parameter I 
that characterises the entire base region rather than a junction region. 
Direct measurement of Ii is not straightforward. However, the indirect 
method of measurement introduced by Gummel is. The method is 
illustrated in figure 3.4. 
By choosing bias values large enough so that equation 3.2 can be 








Figure 3.3 Defining the intercept current I, . (a) Circuit configuration 
with emitter junction short-circuited and collector junction reverse-
biased. (b) Corresponding electron profile in the base region (heavy 
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(b) 
log IC  
Ii 
Figure 3.4 Determination of intercept current I, . (a) Bias configuration 
with variable VEB. (b) Plot log Ic vs. VEB and extrapolate to VEB =0, to 
determine a current corresponding to a profile analogous to that in 
figure 3.3b. 
conditions still exist, one can extrapolate the log I Ic I vs (-VEB ) plot to 
obtain an intercept I. This experimental method determines the 
currents original name (the intercept current) and subscript. However, 
it is now normally refered to as Is and will be refered to as Is in later 
chapters of this thesis. From equation 3.7 we can obtain an expression 
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we need only equations for two terminal currents as the third can 
always be obtained from their difference (-IE = 'B + Ia). 13F represents the 
forward current gain in the common emitter configuration. 
If next we operate the transistor in reverse fashion, figure 3.5 
illustrates the conditions required. From our previous analysis we can 
write: 
IE 	rn,/X) - 	I 	___ = qADn 	XB ) = 'k [g(] i) 	(3.11) 
and following equation 3.10. Thus, 
— i 
('E + 
	I 1+ IE 





kT ]1). 	(3.12) 
The comparison of equations 3.7 and 3.11 reveal that the BJT is 
reciprocal in the common base mode. That is, a voltage VEB applied to 
the left hand port will cause a current Ic at the short circuited right 
hand port. Conversely, an equal voltage VCB applied at the right hand 
port will cause an equal current 'B  at the short circuited left hand port. 
This is the condition of repricocity. It would be credible to assume that 
this condition arises from the use of an idealized 1-D BJT for this 
analysis. However, in an appendix to their original paper Ebers and 
Moll showed this result to be virtually independent of device geometry. 
Later work showed that the reciprocity condition was true for base 
regions with non-uniform doping profiles [10]. Ebers and Moll had found 
that reciprocity in the common base BJT is a principle of great 
generality. They also made another key observation. In equation 3.10 the 
emitter current is linearly related to the boundary minority carrier 
density value flB(0). Likewise in reverse operation, 'E is linearly related 
to nB(XB). From the principle of superposition developed for linear 
systems we can obtain a current equation for arbitrary bias values VEB 
and V, Thus the BJT base region is a linear system with its currents 
varying linearly with its boundary minority carrier density values. 
Hence, we can obtain a valid two term expression for 'E• However, the 
boundary density values are related in a grossly non-linear manner to 
the applied voltages VEB, VCB through the law of the junction. This 
principle (which requires a linear system) then yields expressions for 
current which exhibit a highly non-linear dependence on applied 
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and also for the terminal current Ic 
Ic=Is(exPL kT •j - 1+ — iexp 
Ig(-YEBul i) i( 	
iy Iq(-Vcpjl 
I3RJ 	L kT j-1)• 
(3.14) 
These two simple equations provide the basis for what has been shown to 
be a very general model. Time has proven this model to be a 
fundamental tool for the analysis of the BJT. Figure 3.6 shows the 
diagrammatical implementation of the model. 
3.3.2 The EM2 model 
The EM2 model is, in simplest terms, an improvement of the 
original Ebers Moll model described above. The improvement is made by 
providing first order modelling of charge storage effects, and more 
importantly for our purposes, a more accurate dc representation of the 
device. A brief description of the effects on dc characterisation of the 
model is given below. Figure 3.7 shows the basic additions which make 
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Figure 3.5 Reverse common-base operation. (a) Bias configuration with 
emitter junction short-circuited and collector junction forward-biased. 










Figure 3.6 Diagramatical implementation of the EM1 model. 
C 







Figure 3.7 Improved DC characterisation of the EM2 by the inclusion of 
three constant resistors (r'e, r' and r'b). 




Figure 3.8 The effect of r'C on the Ic vs. VCE characteristics. Dashed lines 
represent the EM, model (r' = 0). Solid lines represent the EM2 model. 
MIC 
The additions of importance for dc analysis are the three fixed 
resistances r', r'e and r'b.  The effect of an added collector resistance r' 
in the model can be seen in figure 3.8. Although the EM2 models this 
parameter as a constant it will be shown later that r' varies with 
collector current and base-collector voltage. 
In the modern BJT the emitter is the most heavily doped region of 
the transistor. This increases gain and improves emitter efficiency [11]. 
For discrete devices the dominant factor in the overall r'e is the contact 
resistance and is of the order of 10. The effect of r'e is to reduce the 
applied voltage VEB by a term IEr'e at the emitter-base junction. This 
effect on VEB is equivalent to a base resistance of (1 + 13F)r'e, hence r'e 
affects 1c  and 18. These effects are illustrated in figure 3.9. The term r' 
is introduced to the model as a constant parameter. However, effects like 
crowding and the finite value of r'e make it a difficult parameter to 
measure accurately [12, 131. 
3.3.3 The Giininiel Poon Model 
To examine the Gummel-Poon model we begin with the Ebers 
Moll model derived above. Equations 3.13 and 3.14 can be expressed as 
VEB -I ir 	VEB\ Iexp(y) - ex(ir)] +exP(,) 	(3.15) 
Ic = Is[ expf). exp(VB-  + ft[exp( P).1] 	(3.16) 
where 
Vt - _kT 
	 (3.17) 
hence 
Vc8\ 1 'B = ft[exp(p) -i] + exP 
 IS 	(r) 1]. 	(3.18) 
The model proposed by Gummel and Poon [14] modified the relatively 
straightforward Ebers Moll equations to incorporate three prominent 
rii 
second order effects. 
L Recombination in the emitter-base space charge layer at low 
emitter base bias. 
The current gain decrease experienced under high current 
conditions. 
Effects of space charge widening (the Early effect) on the linking 
current between the emitter and the collector. 
Figure 3.10 illustrates the results of these second order effects on the 
BJT characteristics when biased in the active mode. 
To model the effect of recombination in the emitter-base space 
charge layer Giimmel and Poon added four new parameters to the Ebers 
Moll model. I, n, 'Sc  and nc. These four parameters helped define the 
base current in terms of ideal and non-ideal diode currents (chapter 2). 
'B =jex(-if)-i] +IsE{exP(Z EB t)1flS 	 1 
VCB\ 1 	_____ VCB' 1 
+ ftjIex(çrjij + Isc{exP(flcV)-1j 	(3.19) 
Both the high current effect (2) and the Early effect (3) were incorporated 
into the model by modifying the value of the linking current Is. We have 
seen from equation 3.9 that Is is fixed by the net impurity in the active 
base region. If we represent the total base charge as QBT  then 
'S = JSAE 
= 
q2An12fi 
. 	 (3.20) 
Q  
In the Giimmel-Poon model QBT is composed of components having bias 




Figure 3.9 The effect of r', and r'e on the ln(Ic) and ln(18) VS. VBE 
characteristics of the EM2 model. (Note that EM2 model neglects other 













Figure 3.10 The result of second order-effects on bipolar transistor-
characteristics in the active mode. The numbers on the figures refer to 
the effects enumerated in the text. The base current extrapolated to zero 
base-emitter voltage is I. 
XB  
QBO = AE JNA(x)dx. 	 (3.21) 
The model includes terms for emitter and collector charge storage (QVE 
and Qvc)  as well as charge associated with forward and reverse injection 
of base minority carriers. These are all summed to represent QBT 
B
BT =  QBO CJeVEB + CjVc13 
+QBT iJs[exp(/t) ] 
+ 	is[exp(p)-i]. 	 (3.22) 
QBT 
By defining several parameters equation 3.22 was put into a more 
manageable format 
Q. 
qb  =Q, 
'KR =QBQ 4 








The key variable, total base charge QBT  is normalised in equation 3.23 to 
QBO, and its dimensionless counterpart is designated as q,. The two 
charge control time constants rF and rR define "knee currents" I and 
'KR 
Equation 3.22 can be written in terms of these normalised 
parameters 
qb=q1+ 	 (3.24) 
qb 
where q1 and q2 are auxiliary variables as defined by 
VCB VBE  
q1=1+ 	+ IvB I 
q2 	S 
= IKI 	)  1] + 	exp(9) 11. 	(3.25)   IKI 
The importance of second order effects is highlighted by these two 
variables. If the Early effect is negligible then q1 will approach unity. If 
high level injection effects are not important then q2 will be small. 
Thus base-width modulation effects have been modeled through 
the introduction of the two Early voltages while high level effects are 
specified through the knee currents 'KF  and 'KR.  In summary, the 
Gummel-Poon model requires three variables Is, I3F, and PR  for the basic 
Ebers-Moll model. It uses four more, I, I, ne and nc to model space-
charge-region recombination effects. The Ebers-Moll parameters will be 
valid in the mid bias range, where high level effects are not present. 
The base-width and majority-charge modulation are modelled by 
specifying a parameter q,, that depends on four additional variables 4, 
J, VA  and VB. Thus the overall model is specified by 11 parameters plus 
the temperature. It is the SPICE/TECAP implementation of this model 
that will be used for later characterisation of parasitic bipolar devices. 
There are however several different naming conventions. These are 
noted in subsequent chapters. 
3.4 The MOSFET model 
The Metal Oxide Silicon Field Effect Transistor (MOSFET) model 
incorporated in SPICE/TECAP (Transistor Electrical Characterisation 
and Analysis Program) actually consists of three different models of 
varying complexity and accuracy. The model used to characterise 
MOSFET devices for this experiment was the level 2 model. A brief 
description of the level 1 and level 2 models is given below. 
The level 1 model is based on the Schichnan-Hodges model. The 
level 2 model is a more advanced version of the Schichman-Hodges 
model which can use either electrical or process type parameters. The 
second order effects such as channel length modulation are also 
included in this model. A more detailed account of the level 2 model is 
given in [15]. 
Efl 
3.4.1 The Level 1 Model 
The level 1 model allows the user to input device data in the form 
of electrical parameters which allow direct calculation of the devices 
performance. 
The drain current (ID) is a function of terminal voltages and the 
zero bias threshold voltage (VTO). VTO is derived at the onset of strong 
inversion and marks the point where the device starts conducting if the 
weak inversion current is ignored. The actual turn-on voltage is related 




The equation controlling 'D  depends on the region of operation of the 
MOSFET. If V08 < VON, then 
ID =0 	 (cutoff region). 
(3.27) 
If V08  2! VON and VDS < V08 - VON, then 
V / W 	 DS\ 
	




If V08 k VON and VDS 2! V - VON, then 
Kp 
ID = (1+2tVDS) (L' 	
2 	
(saturation region). LDYUGS - VON)  
(3.29) 
3.4.2 The Level 2 Model 
The level 2 model is essentially the level 1 model with many 
modifications that model second order effects in small geometry devices. 
Some of the major second order effects that are modeled are back-gate 
bias and short or narrow channel effects on VON, saturation due to 
limited velocity, and finite voltage dependent output conductance. In 
addition, surface field dependent mobility, weak inversion conduction, 
variation of all quantities with temperature, and a charge controlled 
model of regenerative effects are included. The additional equations for 
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3.4.2.1 Effective Channel Length 
The effective channel length compensates for diffusion effects in 
the length of the channel. Leff is given as 
L=L-2LD. 	 (3.34) 
LD is the lateral diffusion coefficient, this is referred to as AL in later 
chapters (6,7). In all subsequent equations L will be Ly. For a transistor 
of width W and length L 
W 	 (3.35) 
Co x = COXWL. 	 (3.36) 
3.4.2.2 Threshold Voltage 
According to the size of each transistor, SPICE modifies VTH due 
to the following effects. 
An increase of the bulk-to-source voltages increases the 
depletion charge which increases VTH. 
In a short channel device some of the depletion charge in the 
bulk terminates the electric field of the drain and source 
nK 
junctions. This helps to lower the gate-to-bulk electric field thus 
lowering VTH. 
The amount of charge underneath the gate is depleted by the 
drain junction field which lowers VTH. 
These effects are modeled using the following equations 
Vbn = V - y'[+ FN(Ø - V) 	 (3.37) 
kT 
VON = Vb + 	- V + n 	 (3.38) 
where 
NFS S n=1 + 	- 7-[Yd-%[;T;;]+FN 	(3.39) 
and when xj # 0 
,yd= Y11 - i [-Nfl—+- T2 ,s 2Wd11+ -hr(3.40)Xj .iJ  
where 
	
Wd = Xd4O+ VD,V,,s and W Xd\,IØ- V. 	(3.41) 
3.4.2.3 Effective mobility 
The level 1 model treats mobility (u) as a constant which leads to 'D 
vs VGS curves that are straight lines. The level 2 model more accurately 
models the reduction in channel mobility as a function of the applied 








The parameter Utra is a TECAP addition to the model to provide more 
flexibility. However, in subsequent characterisations the parameter will 
be set to zero. This makes the model equivalent to that in SPICE. 
3.4.2.4 Saturation Voltage 
For VD ~9 V0 - VT and V0 k VT, the MOSFET is in the ohmic or 
linear region of operation. A plot of 'D vs VD in this region shows 
characteristic curves that can be modeled as parabolas. However, as VD 
approaches VG - VT, the depletion region near the drain "pinches off' the 
channel and the drain current approaches a constant value. As 
described in the next section, channel length modulation causes the 
slope of VD vs 'D to be > 0. SPICEITECAP can model this effect in two 
ways. The first technique uses the classical Grove-Frohman equation 
which models VD,,,,, as a function of drain voltage and pinch off. Thus, 
VVbjn 1 
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In short channel MOSFETs, the electrons in the channel reach a 
maximum velocity before the depletion region around the drain limits 
current. This maximum velocity causes VD,., to be reached faster than 
the Grove-Frobman model. SPICE/TECAP can model this effect using 
Baum's theory of scattering velocity saturation. Unfortunately, this 
model requires the simultaneous solution of two nonlinear equations 
which greatly increase the computation time, The solution that 
SPICE/TECAP uses to solve this computational problem is rather 
involved [15]. Thus, the velocity saturating model is defined such that 
if V 	 'Dsot > 0, then VD = VDS when VMAX = 
3.4.2.5 Channel Length Modulation 
MOS transistors exhibit a finite drain-to-source conductance in 
the saturation region somewhat analogous to the Early effect in the 
bipolar transistor. This conductance is primarily due to the effect of VDS 
modifying the depletion region around the drain which in turn varies 
70 
the effective length. This leads to the following equations for the channel 
length modulation parameter. 
For VMJ( ~50 
_______ 	 Vd - VD8at\2 Xd 	_  ________ 
LVDS 4 +1+( 4 ) 
(3.43) 
For VmAx 
d 	I XdVM44J XdVMAX 1 
	
= LVDsJNefft\I (2 J 
+ VDS -VDS 
- 2pf 	
(3A4) 
3.4.2.6 Channel Shortening at Punch-Through 
A possible problem with a short channel device is that at a high 
VDS punch-through occurs. In order to prevent the channel length from 
going negative in the last two equations for )., the effective channel 
length Leff must be kept larger than the zero-bias depletion layer width 
WB; where WB = Xd'\fi. 
Leff L(1tVDs) 
WB Leff 
= + WDSL -L +WB 
WB 
for Leff 2!WB 	 (3.45) 
for Leff < WB 	 (3.46) 
3.4.2.7 Mobility and Channel Modulation 
As a second order effect, the applied electric field from the gate 
modifies the carrier mobility in the channel. As noted above, the effective 
channel length is modified by VDS. These effects are incorporated with a 






Another parameter is Body, where 
	
Body = (p + VDS - VBS) 
III 
- ( - VBS) 3"2. 	 (3.48) 
3.4.2.8 Drain Current Equations 
The drain current equations for the level 2 model include the 
above improvements in modelling accuracy. They are given here: 
if VGS < VON, then 
VDS 	
(VGS - VON 
= P, {(V.N - Vbjn -ii) VDS - 7dBodY} expj nkT 	(subthreshold) 
Lq ) 
(3.49) 
if VGS> VON and VDS ~ VD,,, , then 
ID = 13i l(v,,., - Vb1n - i) VDS - _3YdBod.Y} 	(linear) 
(3.50) 
if Vg. > VON and VDS> VDsat, then 
Body, = (p + VDsat - VbS) 3"2 	VbS) 
3/2 
VDSOt\ 	2 
ID = 13i J(Vgs - Vb1n 	2 ,J VD8 
- BOdYsat} 	(saturation). 
(3.51) 
The above equations represent the model that will be used in later 
chapters to characterise the dc performance of the MOS devices 
fabricated for this project. 
3.5 TECAP Operation and Hardware Requirements 
The HP 94445A TECAP software links the system controller to HP 
semiconductor measurement equipment. TECAP (Transistor Electrical 
Characterisation and Analysis Program) transforms measured test 
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data into transistor model parameters. These model parameters are 
used as device measures for device evaluation and comparison. TECAP 
combines measurement, parameter extraction and device model 
simulation all in one program. A typical application of TECAP is 
illustrated in figure 3.11. 
In most cases TECAP obtains the required device model 
parameters by performing the following functions (figure 3.12). 
Measures the device performance characteristics under 
specified test conditions. 
Extracts the specified model parameters from the 
measurement data for the active model. 
Simulates the performance of the specified model using all of 
the parameters in the active model parameter table. 
Compares the measured and simulated data to determine if the 
model parameters now stored in the model parameter table meet 
the users accuracy requirements. If they do not, additional 
extraction and simulation cycles can be performed to optimize the 
parameters. 
If the model parameters are acceptable, they are formatted and 
stored in a file that can be transferred to the spice system. 
3.5.1 Hardware Requirements 
An HP 9836C desktop computer with at least 2 megabytes of 
memory is used as the system controller. Basic mass storage is provided. 
by the HP 9133D winchester/3.5 inch microfloppy system. The HP-TB 
provides communication between the system controller and all 
instruments in the system. All instruments are connected in parallel to 
the HP-TB without any custom interfacing. Figure 3.13 shows the 
hardware configuration used in the EMF system. The HP4145A. 
semiconductor parameter analyser is a fully automatic, high 
performance instrument for measuring the DC current and voltages of 
the IC devices. This instrument is equipped with four programmable 
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Figure 3.13 Hardware configuration used for parameter extraction. 
Stimulus/Measurement Units (SMU). Each SMU can be programmed 
to function as a voltage source and current monitor or as a current 
source and voltage monitor. In this mode of operation, each SMU has a 
range of 1 picoamp to 100 milliamps and 1 mV to 100 Volts. 
3.5.2 TECAP Models 
TECAP utilises the UCB-BIPOLAR model for bipolar transistor 
characterisation. This is an exact copy of the UC Berkley 2G.6 version of 
the SPICE program. This model is equivalent to that described in section 
3.3.3. For MOS characterisation TECAP uses the UCB-MOSFET model 
for MOS device characterisation. This is an exact copy of the model used 
in the UC Berkley 2G.5 and 2G.6 models of the SPICE program except 
for two parameters. 
The parameter UTRA, which has been removed from the SPICE 
model is revitalized in the TECAP model. This parameter models the 
effect of drain voltage on mobility reduction.In order to obtain the same 
results as SPICE this parameter is set to zero. The parameter WD is 
added to the TECAP model to provide the scaling with width (especially 
for the narrow devices). The effective channel width is then calculated 
as Weff = W - 2xWD. The parameter is extracted in TECAP but cannot be 
used directly with SPICE. The WD effect, however can be accounted for 
in SPICE by subtracting 2xWD from the channel width of the narrow 
channel transistors. 
The UCB-MOSFET model is made up of three separate models; 
Level 1, Level 2 and Level 3. All three levels are implemented in TECAP 
but only the level 2 parameters are extracted by the predefined TECAP 
commands. As a result it is the level 2 model which is used in 
subsequent MOS device characterisations. 
77 
References 
George L. Schnable,"Failure Mechanisms in LSI Circuits," IEEE 
Trans., Ed 16, No. 4 
Martin Buehler,"Micro Electronic Test Chips for VLSI Electronics," 
Academic press, 1983. 
[31 Bob Johnston,"Process Control in Wafer Fabrication,"Solid State 
Technology, May 1986, pp195-199. 
Glenn Evans,"Semicónductor Parametric Testing: Yesterday, Today, 
and Tomorrow,"Microelectronic Manufacturing and Testing, Jan 1983. 
Glenn Evans, "Parametric Testing for LSIJVLSI,"Microelectronic 
Manufacturing and Testing, Jan 1983. 
Chris Chrones,"Parametric testers evaluate wafer processing,"EDN, 
April 1981. 
David Angst and Joe Domitrowich,"Trends in Parametric Test 
Systems," Semiconductor International, Sep 1987. 
J. J. Ebers and J. L. Moll,"Large Signal Behaviour of Junction 
Transistors," Proc. IRE 42, p1761, 1954. 
H. K. Gummel,"Measurement of the Number of Impurities in the 
Base Layer of a Transistor," Proc. IRE, pp  834, 1961. 
B. L. Hart,"Direct Verification of the Ebers-Moll Repricocity 
Condition," mt. J. Electron. 31, p.  293, 1971. 
A.B. Phillips,"Transistor Engineering," McGraw-Hill, Section 7.5, 
1962. 
W. M. C. Sansen and R. G. Meyer," Characterisation and 
Measurement of the Base and Emitter Resistances of Bipolar 
Transistors," IEEE J. Solid-State Circuits, vol. SC-7, pp  492-498, 1972. 
J. R. Hãuser,"The Effects of Distributed Base Potential on Emitter-
Current Injection density and Effective Base resistance for Stripe 
Transistor Geometries," IEEE Trans. Electron Devices, vol ED-11, pp. 
238-242,1964. 
H. K. Gunimel and H. C. Poon, Bell syst. Tech. J., 49, p  827, 1970. 
Andrei \Tladimerescu and S. Liu,"The Simulation of MOS Circuits 




Test Chip Design, Fabrication 
And Characterisation 
Introduction 
To investigate the feasibility of using parasitic structures to 
monitor a CMOS process, test structures were designed and fabricated. 
This chapter details the design and processing aspects of two test chips 
which were created for this purpose. 
4.1 Aims of The Test Chip 
Test chips must provide useful electrical characterisation 
information or in the case of vernier-type structures optical information. 
The measurements taken from a test chip should be repeatable and 
relatively straight-forward. In the case of process introduction more 
latitude is available to the test chip designer as the primary aims are 
somewhat different from that of process control. In this project the test 
chips were designed as process control tools. The chips were designed in 
order to provide as much end-of-line process information as possible. 
The individual structures had to be designed within the constraints of 
the measuring equipment available to measure their characteristics at 
the end of the line. More detail is provided at the end of this chapter. In 
summary, the only testing available was dc electrical characterisation. 
As discussed in chapter 3 this is typical of most CMOS semiconductor 
fabrication lines. 
Probably the most important aspect of the test chip was that it had 
to be fabricated using no extra mask steps or implants. The processing 
had to conform to the standard CMOS process available. Any structures 
found to be useful could then be dropped straight into existing test chips. 
Thus, anyone interested in the technique can incorporate the method in 
their standard CMOS test chips. 
4.2 The EMF 5im Process 
The EMF 5jtm process is an n-well CMOS process. The major 
steps and details of the process are listed here. 
The starting material is 14-20 ohm.cm p-type silicon with (100) 
orientation. The wafers are first cleaned in a sulphuric acid-hydrogen 
peroxide mix before an initial oxide is grown. The wafers are then 
masked for n-well implant. The implant is P31+ at a dose of 2x1012  
atoms/cm2 with an energy of lOOkeV. The n-well drive-in is 18hrs 
standard. For LOCOS isolation, a pad oxide is grown and a silicon 
thtridè 'layer is deposited. The active areas are patterned and the nitride 
etched. The wafers are then patterned for a substrate field implant of 
B11+, dose 7x1013 atoms/cm2. Field oxide is grown and the remaining 
nitride etched off. After a 10% HF dip the gate oxide is grown in a 17 mm 
wet oxidation with HC1 at 950°C. A polysilicon layer is then deposited. 
The polysilicon is phosphorus doped from a solid source. The polysilicon 
is then deglazed and oxidised in a wet 15 min oxidation. After the gates 
are patterned the polysilicon is then plasma etched. The n+ source-
drain regions are then patterned and implanted. The implant is P31+, 
dose 7x1015 atoms/cm2 with an energy of 90keV. The implant is then 
annealed for 30 minutes at 950°C. The p+ source-drain regions are then 
patterned and implanted. The implant is B11+, dose 2x1015 atoms/cm2 
with an energy of 30keV. The wafers are then given a 15 minute wet 
oxidation before a pyrolitic oxide is deposited. The pyrolitic oxide is 
reflowed for 10 minutes. The wafers are oxidised for 15 minutes in a wet 
oxidation at 950°C. The contacts are patterned and cut. The wafers 
receive a second reflow before the metal layer is deposited, patterned, 
etched and sintered. 
* Temperature of drive in is 11500C 
4.2.1 Design Rules 
The following tables give details of the design rules used in the 
design of test chips for this experiment. 
Rule Description Dimensions (gm) 
Wi Minimum width of n-well 7.0 
W2 Minimum overlap of diffusion 3.5 
island inside well by the n- 
_____ well  
W3 Minimum separation of n- 16.0 
wells at different potentials.  
W4 Minimum separation of n- 12.0 
wells at the same potential  
W5. Minimum separation of n- 8.0 
well and n+ diffusion islands 
outside the well  
W6 Minimum separation 11.0 
between n-well and p+ 
diffusion island outside the 
well I 
Table 4.1 Layer No 1-n-wells 
Rule Description Dimensions (gm) 
Al Minimum width of diffusion 4.0 
island  
A2 Minimum separation of 3.5 
diffusions of the same doping 
type in the same substrate  
A3 Minimum separation of 6.5 
oppositely doped diffusions in 
_____ the same substrate  
Table 4.2 Layer No 2 Active Areas (Diffusion Islands) 
Rule Description Dimensions (p.m) 
PY1 Minimum poly width 3.0 
PY2 Minimum poly to poly 3.0 
separation  
PY3 Minimum extension of gate 2.5 
forming poly beyond diffusion 
island edge  
PY4 Minimum separation 4.0 
between poly gate and 
diffusion island (transistor 
source/drain) outer edge  
PY5 Minimum separation 1.5 
between poly interconnect and 
diffusion island edge  
Table 4.3 Layer No 3 Polysilicon 
Rule Description Dimensions (gm) 
Ni Minimum overlap of n+ 2.5 
implant over diffusion island 
to be doped n+  
N2 Maximum overlap of n+ 12.0 
implant over diffusion island  
N3 Minimum separation 2.5 
between n+ implant and 
diffusion islands to be doped 
p+. excluding rule N5)  
N4 Minimum separation 4.0 or merge = 0 
between separate n+ implant 
shapes.(otherwise merge 
shapes)  
N5 Overlap of n+ implant shape 0 
and p+ implant shape when 
connected to same voltage by 
metal short  
N6 Minimum dimension of 6.0 
diffusion island receiving 
only n+ implant  
N7 Minimum separation 6.0 
between n+ implant and poly 
gate edge of p-type transistor  
Table 4.4 Layer No 4 N+ Diffusion Implant 
Rule Description Dimensions (p.m) 
P1 Minimum overlap of p+ 2.5 
implant over diffusion island 
to be doped p+  
P2 Maximum overlap of p+ 12.0 
implant over diffusion island  
P3 Minimum separation 2.5 
between p+ implant and 
diffusion islands to be doped 
n+. excluding rule PS)  
P4 Minimum separation 4.0 or merge = 0 
between separate p+ implant 
shapes.(otherwise merge 
shapes)  
P5 Overlap of p+ implant shape 0 
and p+ implant shape when 
connected to same voltage by 
metal short  
PG Minimum dimension of 6.0 
diffusion island receiving 
only p+ implant  
P7 Minimum separation 6.0 
between p-i- implant and poly 
gate edge of p-type transistor  
Table 4.5 Layer No 5 P+ Diffusion Implant 
Rule Description Dimensions (gm) 
Cl Prefered contact size 3 x 3 
C2 Maximum length of contact 9.0 
(prefer string of Cl contacts)  
C3 Minimum separation 3.0 
between contacts into same 
silicon shape  
C4 Minimum poly (interconnect) 2.0 
overlap of contact  
C5 Minimum diffusion island 2.0 
overlap of contact  
C6 Minimum separation 3.0 
between contact.to poly 
interconnect and diffusion  
C7 Minimum separation 3.0 
between contact to edge 
diffusion island and poly edge  
C8 Extension of contact bridging 4.0 
p+/n+ into pure doping  
C9 Minimum separation .  3.0 
between contact edge and 
doping interface when using 
separate contacts I 
Table 4.6 Layer 6 Contacts 
Rule Description Dimensions (p.m) 
Ml Minimum width of metal 4.0 
M2 Minimum separation 4.0 
between metal tracks  
M3 Minimum metal overlap of 2.0 
contacts  
M4 Minimum spacing of metal 1.5 
edges and parallel poly edges 
for runs in excess of 10 i.tm  
Table 4.7 Layer 7 Metal 
4.3 Initial Design Thoughts 
The starting point for the test chip design was the examination of 
traditional bipolar and JFET designs. From these, structures which can 
be fabricated in a standard CMOS process can be designed. Because newer 
bipolar designs incorporate many process improvements, ie epitaxial 
layers, schottky clamping, pipe emitters and very thin base-widths, the 
starting point, in the case of the bipolar designs was to examine some 
typical IC bipolar transistors and extract the salient features. Figures 
4.1 a-c show three typical transistors. Figure 4.1a shows a junction-
isolated, digital IC transistor with 5pm minimum dimensions. Figure 
4.1b shows an amplifying (35 V breakdown) transistor taken from an 
analogue circuit, once again junction isolated. Figure 4.1c shows an 
oxide-isolated npn transistor made using a p-type epitaxial layer and 
polysilicon connections to the base and emitter. Table 4. $ gives the 
typical design parameters for these transistors [1]. 
4.3.1 Traditional bipolar and JIFET designs 
To illustrate the difference in performance of parasitic and 
traditional devices it is helpful to discuss typical design parameters for 
Epitaxial ifim Digital 
Switching 
Transistor 




(fig 4. 1b)  
Oxide isolated 
analogue device 
Thickness 10pm 3.Opm 1.2pm 
Resistivity 1icm 0.3-0.80.cm 0.3-.81.cm 
Buried layer  
Sheet resistance -20 Wsq -30 Wsq  
Up diffusion 2.5 pm 1.4p.m 
Emitter  
Diffusion depth 2.5jtm 
in base  
8pm 25p.m 
Sheet resistance 5 LT)Jsq 12 QJsq 30 Q/sq 
Base  
Diffusion depth 3.25pm 1.3im .5p.m 
sheet resistance 100 Wsq 200 QJsq 600 CYsq 
Substrate 
Resistivity 10 Q.cm 10 icm -50.cm 
Orientation (111) (111) (111) 
Table 4.8 Typical Design parameters for three types of BJT. 
LSSJ 
cings for layout of an integrated circuit 
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Figure 4.1 Top views (showing dimensions) and cross sections of (a) a 
junction isolated, digital IC transistor with 5jtm minimum dimensions, 
(b) an amplifying (35V breakdown) transistor. Taken from reference [2]. 
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Figure tic. Cross section of an oxide isolated npn transistor made 
using a p-type epitaxial layer and polysilicon connections to the base and 
emitter. The collector-base space charge layer extending from XB to XC  is 




some traditional devices and the effect these parameters have on device 
behavior. The transistors shown in figure 4.1 can be split into two broad 
categories defined by their ultimate use: either amplification or 
switching. Transistors of either type are nearly always fabricated in an 
epitaxial layer of relatively high resistivity silicon. Typical values are 
given in table 4.8. The purpose of this epitaxial layer is to obtain a 
controlled, lightly doped region of collector material adjacent to the base 
junction. A buried layer of heavily doped silicon is added to maintain a 
high punch through voltage. 
The lightly doped region allows the collector-base junction to 
sustain relatively high voltages without breaking down, while the 
higher doped buried layer region reduces series resistance between the 
junction and the metallic collector contact. Inclusion of the buried layer 
reduces series ohmic resistance from the kiloohm range to a few 
hundred ohms in typical devices. For some applications even this 
resistance is too much, and an extra processing step is added in which a 
heavily doped n+ region under the collector contact is diffused until it 
reaches the buried layer. This extended diffusion region is called a 
collector plug, and its inclusion reduces series resistance to the order of 
10 ohms. The base doping level is ideally very low in order to maximize 
emitter injection efficiency, gamma, but it cannot be too low (not less 
than about 5 x 1016  cm-3) without the possibility of a poor metal-
semiconductor contact or even surface inversion at the metallic contact 
to the base. If the doping is too low, series resistance in the base also 
becomes problematic. The emitter is usually doped very heavily to 
increase emitter efficiency. When doped above 1020 cm-3, however, 
efficiency again falls because of decreased hole lifetime in the emitter 
(which increases hole injection from the base) and because of effects 
associated with the narrowing of the band gap in degenerate silicon [1]. 
Reducing the base width and decreasing base conductivity are two 
means of increasing gain, as noted in chapter 2. As the base width is 
reduced to submicron dimensions it becomes increasingly likely that the 
collector-base space charge region may reach through to the emitter-
base space charge region, completely depleting the base region. This 
condition, called punch-through results in a highly conductive path 
from emitter to collector and can lead to damaging currents in a 
transistor. 
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JFET fabrication employs two main techniques, 
Epitaxial layers. These can be used to provide a uniformly 
doped channel region then implantation is used to provide the 
gate electrode. This results in a fairly uniform channel depth. 
Implantation. This is used to make the channel and the gate 
electrode. 
The choice of fabrication techniques is usually determined by whether 
epitaxy is required for any other devices on the IC. JFETs are usually 
incorporated in a circuit to obtain a high input resistance, for example, 
in operational amplifiers. 
4.3.2 Feasibility with EMF 5un process 
The primary difference between the EMF 5pm CMOS process and 
those detailed above is the lack of an epitaxial layer. The CMOS design 
rules given above are implemented to eliminate or at least reduce the 
chance of device latch-up. Thus no significant advantage can be offered 
to the MOS structures to warrant the inclusion of epitaxy in the process. 
For the bipolar device this means that the collector region (in the case of 
the vertical bipolar device) is primarily controlled by the silicon starting 
material, 14-20 K2.cm p-type silicon. This compares with a 1.0 f1cm or 
less, buried layer resistivity. Thus any bipolar device fabricated with the 
EMF process will have, by comparison, a large collector resistance. 
The EMF process has 3 implants which can be used to form 
devices. These are the n-well implant and the p+ and n+ source-drain 
implants. To fabricate bipolar and JFET devices, the n-well implant can 
be used as the base implant for the bipolar devices, and as the channel 
implant for JFETs. We have seen above that base implants should be 
lightly doped but not too lightly (>5x1016 cm-3). The n-well implant of 
2x1012 atoms/cm2 results in a base doping of lx1016 CM-3,  this, doping 
concentration was calculated using SUPREM3. Simulation of the 
process is discussed later in the chapter. The resultant dose, from above, 
is a relatively low dose for a base. The effects are increased base 
RX 
resistance and reduced gain of any bipolar transistor fabricated with 
this process. Altough low for the base of a bipolar transistor, this is a 
relatively high dose for the channel implant of a JFET device. It reduces 
the channel resistivity which is a major disadvantage for operational 
JFET devices. 
Another concern arising from the use of the n-well implant as a 
base or channel implant is that of junction depth. With a drive-in time of 
18hrs, the n-well junction depth is around 6.5pm. This compares with a 
typical bipolar base depth of 3.5jtm or less. As bipolar gain is 
proportional to base width, this effect alone drastically reduces the gain 
of any bipolar device fabricated with the EMF process. As will be shown 
later the channel depth (n-well junction depth) of a JFET device is 
directly proportional to the threshold of a JFET device. At these depths 
the threshold of most JFETs is outwith typical operating voltages (-5V). 
Vertical pnp transistors are the only vertical bipolars offered by 
the EMF process. The p+ source/drain implant becomes the emitter 
implant. The p+ source-drain implant of 2x1015 atoms/cm2 results in an 
emitter which will be less heavily doped than a traditional bipolar 
transistor. Once again this will reduce the emitter efficiency as the ratio 
of emitter/base doping concentrations becomes lower. The junction 
depth of the emitter will be around 1pm with the EMF process. This will 
result in an emitter with a high resistance when compared to those 
devices with emitter sheet resistances of around -20 QJsq. 
Thus the EMF process' will be able to fabricate functional bipolar 
and JFET devices. However, the performances of these devices will be 
poor compared to traditional devices. The purpose of this project was to 
see if changes in the performance of these devices can be related to 
process variations. As a result, absolute performance is not a critical 
factor. Thus from a preliminary study it appeared to be feasible to 
fabricate bipolar and JFET devices using the EMF 5pm CMOS process. 
4.3.3 Initial device simulation 
Before designing test chips for this project, device simulation tools 
available to the EMF were utilized for dimension and electrical 
characterisation. These included SUPREM3, SUPRA and PISCES. All of 
these simulation packages came from the TMA software house. 
SUPREM3 and SUPRA are physical device simulators, SUPREM3 
is a 1-D simulator whereas SUPRA is a 2-D device simulator. Figure 4.2 
shows a typical SUPREM3 profile of the EMF n-well with p+ source-
drain implant. This was after 18hrs drive-in. Figure 4.3 shows a typical 
SUPREM3 input file required to generate this output. Figuie 4.4 shows a 
SUPRA simulation of a vertical bipolar fabricated with the EMF CMOS 
process. This type of simulation gave details of side diffusions and 
helped establish minimum geometries for the test chip design. Figure 
4.5 shows typical input files for SUPRA. 
These simulation packages were used to determine junction 
depths for the parasitic transistors fabricated. Chapters 5 and 7 detail 
relationships between device performance and simulated junction 
'depth. 
4.4 Test Chip Design 
Two test chips were designed for this project. They were designed 
using the GAELIC design suite. The design work was carried out on a 
TEKTRONIX 4014 terminal connected by modem to a PRIME computer 
in Oxford. This provided monochrome graphics on an electrostatically 
refreshed screen. Although CAD technology has advanced to reduce the 
design time associated with more complex structures, the design tools 
available for this project were well suited to the manipulation of 
rectangles and polygons. These were the basic building blocks for the 
test chip designs detailed later in this chapter. 
To fabricate the type of parasitic structures described above 
certain of the design rules had to be violated. One of these was 
minimum spacing. Although the design set is ostensibly for 5p.m design 
rules, the EMF fabrication facility had step and repeat capability with a 
GCA stepper. This allowed minimum spacings of 2iLm  to be included in 







5urn Nwell: P+ Source/Drain Section 
P+ Sheet Resistance=86 2830hm/sq 
P+ Junction Depth=1 178um 
Phosphorus 
Boron 
2.00 	300 	 no 	A 0 . . 7nfl 
Distance (Microns) 
Figure 4.2. Sample SUPREM3 profile simulating the EMF 5.tm process 
after p+ implant and well drive-in. This does not represent any of the 
devices fabricated. 
RA 
** * ** **** * ***** ** * *** * * 
SIJPREM-3 	 *4* 
version 3C rev. 8636 
Copyright (C) 1983, 1984, 1985, 1986 
Technology Modeling Associates, Inc 
All Rights Reserved 
30-DEC-90 13:08:54 
Statements input from file backend.dat 
comment this part to simulate the backend heat treatment 
initialize structure=fldoxglo 
comment anneal the implants 
diffusion temp=950 time=25 dryo2 
comment reflow pyro. 
diffusion temp= 1045 time= 10 nitrogen 
diffusion temp=945 time=25 nitrogen 
comment second reflow 
diffusion temp= 1050 time=10 nitrogen 
plot active net left--O right=3 dev=4010 
plot boron active color=2 line=2 add 
plot phosphor active color--3 line=3 add 
print layer 
savefile structure file=gatflo 
Figure 4.3. Typical SUPREM3 input ifie used to generate the output 
shown in figure 4.2. 










Vertical Bipolar Transistor 
Figure 4.4. Sample SUPRA profile simulating the EMF .5gm process 
after p+ implant and well drive-in. This does not represent any of the 
devices fabricated. 
1j 
title SUPRA Ldd structure source-drain implant 
comment Numerical source/drain simulation 
comment read in the structure 
structure 
load structure file=lddls 
end 
comment switch to numerical mode 
numerical 
coment define polysilicon gate 
deposit polysilicon gate thick=.5 
etch polysilicon x3=4.8 x4=5 
comment implant the source/drain region 
implant arsenic dose=5e13 energy = 90 
plot.2d scale device=hp7550 
end 
savefile all file=depictin 
I 
Figure 4.5. Typical SUPRA input file used to generate 2D simulations. 
4.4.1 The Lateral Bipolars 
Several types of lateral transistor were designed. These are shown 
in figures 4.6 a-d. Figure 4.6 a is the simplest. This design involves one 
p+ stripe as the emitter and one p+ stripe as the collector. The effective 
emitter area is proportional to the length of the stripe multiplied by the 
junction depth (for an ideal lateral). This is investigated in more detail 
in chapter 6. The base region is formed by the n-well implant. The base 
width is determined by the drawn spacing between the emitter and 
collector stripes. Contact to the base region is made through an n+ 
implant in the n-well. Arrays of these transistors were designed with 
drawn base widths of 2jLm to 4.5jLm in 0.5jtm steps. Identical arrays 
were also designed for n-p-n transistors. These utilize the n'-+ implant 
direct into substrate for the emitter and collector. The silicon substrate 
forms the base regions. An p.+ implanted substrate contact acts as the 
base contact. 
Figure 4.6 b shows the same type of stripe lateral transistor. 
However, this device has a twin collector structure. The twin collector 
structure doubles the size of the effective emitter, area and thus 
increases the gain of the device. Arrays of these transistors with the 
same drawn base width dimensions as those above were designed as 
both p-n-p and n-p-n devices. 
Figure 4.6 c illustrates a lateral device designed with comb 
emitter-collector structures. This design maximises the effective emitter 
area for the lateral devices. However, the increased gain of these devices 
may be offset by the detrimental effect of having so many corners in the 
structure. The field from emitter to collector will by no means be 
constant along the length of the emitter. This will affect the emitter 
injection along the length of the transistor and perhaps produce some 
unexpected characteristics. Arrays of these devices were designed with 
varying drawn base widths. 
Figure 4.6 d shows a lateral device with a totally enclosed circular 
emitter. This design increases the effective emitter area but does not 
introduce any of the variations in emitter-collector field present in the 
comb structure. These transistors were designed with both varying 
emitter-collector width and varying emitter radius. Although the prime 
design suite offered circular designs for the emitter, there was a 
p+ emitter 
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width L:!F!i I base .J:4 101 101 I1 °° 
100 101 1 0i I01 Jimn 
well 
I 101101 I°1TN- Na 0 0 0 n+ contact to base 
I 	Active_...- Ii:1 [':'] I(.:1:I 














(Wbo) n+ contact to base 
(n well) 
 


























Figure 4.6d. Lateral bipolar with circular structured emitter and 
collector. 
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problem with the design of the collector. In order to surround the 
emitter, the collector had to be stitched together, ie a stripe had to be 
'bent' around the emitter. This caused problems at the mask making 
stage, the consequences of which are dealt with in chapter 6. 
4.4.2 The Verticals 
Figure 4.7 a-c illustrates the basic design of the vertical bipolar 
devices. The emitter region is formed by a p+ implant. The base region is 
formed by the n-well implant. Base contact is made through an n+ 
contact to the n-well. The substrate forms the collector. Contact to the 
collector is made with a p+ contact to the substrate. Contact to the 
collector is also possible from the back of the wafer provided any oxide is 
removed. Figure 4.7a shows a fairly straightforward design with a 
rectangular emitter and a stripe base contact. Figure 4.7b shows the 
same design but with an alternative collector contact. Arrays of these 
devices were designed with 3 different emitter sizes. These were 701.Lm x 
50jim, 50pm x 30xm and 40.tm x 20 Jun. 
Figure 4.7c shows a design which was created but never 
fabricated. This device uses the p+ implant as a base. The emitter is the 
n+ implant. This would 'push out' the base implant. The collector is the 
n-well implant. This device would be a n-p-n device with a very narrow, 
highly doped, base region. For the device to be feasible, the p+ and n+ 
source-drain implants would have to be reversed in order. Also great 
care would have to be taken not to punch the emitter junction through to 
the collector. The design was included for possible future evaluation and 
would be relevant to a twin well CMOS process. 
4.4.3 The JFETs 
Figure 4.8 illustrates the two types of JFET designed for this 
project. The gate of the JFET is formed by the p+ implant. The channel 
region is created with the n-well implant. Source-drain contacts are 
made on either side of the gate with the n+ implant. The difference 
between the designs is the overlap of the gate junction, (figure 8b). The 
gate is overlapped in the active area to make contact with the substrate 
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Figure 4.7b. Typical vertical bipolar design with alternate collector 






Figure 4.7c. Narrow base bipolar design. This transistor would be 









Figure 4.8b. Schematic of JFET design with1 lapping gate In this 
design the p+ gate is in direct contact with the p- substrate. This feature 
effectively clamps the substrate to the gate potential. 
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and the substrate together. This has repercussions on the source-drain 
leakage of the device and the threshold VT. Both these effects are 
discussed in more detail in chapter 5. Arrays of these devices were 
created by varying the gate width from 25iim to 30.tm in 1.25p.m steps. 
4.4.5 The MOSFETs 
The aim of this project was to investigate the feasibility of using 
'parasitic' devices for CMOS process control. In order to compare any 
techniques developed, MOS transistors had to be included in the test chip 
design. Figure 4.9 illustrates a typical MOS design.An array of these 
devices was designed. These had dimensions WIL = 25/25, 25/10, 25/5, 
25/3, 25/2, 2/25, 3/25, 5/25, and 10/25 (all dimensions are in im). 
4.4.6 The Layout 
It was decided that a 2xn pad layout should be adopted for both test 
chips. This type of layout offers many advantages. All structures can be 
easily probed and require only one probe card. Figure 4.10 shows the pad 
layout for one of the test chips. As discussed in chapter 3, the 
characterisation hardware was provided by a Hewlett Packard 4145. No 
switching matrix was available for the set-up. This limits the testing to 
one device at a time as there are only 4 stimulation/measurement units 
available and these cannot be switched. As a result a 4 pin probe card 
was used to test the devices. Both test chip designs were incorporated 
into one mask set. The masks were made in-house at the EMIR. 
4.5 Well Depth Process Split 
To investigate the possible use of parasitic devices for monitoring 
n-well junction depth, a process split was made on a batch of 10 wafers. 
An n'-well junction depth split was chosen because it was felt that the 
operation of both the vertical bipolar transistors and the JFET 
transistors would be sensitive to this parameter. With the trend in 
modern CMOS towards much shallower well depths (chapter 1) this 
becomes a critical factor in circuit operation. Both latch-up 
characteristics and leakage effects are much influenced by well junction 
depth. Conventional junction measurement techniques are nearly all 
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destructive (chapter 2). It was hoped from this split that an electrical 
method of well junction depth monitoring could be achieved. Details  of 
the split and device results are given in chapters 5 and 7. 
4.6 Other Applications 
This chapter has given the details and rationale behind the design 
of two test chips for this project. Lateral and vertical bipolar designs 
established here were adapted for use in COMETT project 643D. This 
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Figure 4.10. 2xn pad layout chosen for the two test chips designed. This 
facilitated simple probing with 1 probe card. 
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Chapter 5 
The use of parasitic JFETs to 
monitor Well depth 
5.1 Introduction 
JFET transistors can be fabricated in a standard n-well CMOS 
process and no additional masks or implants are required. The 
electrical characteristics of these parasitic JFETs depend on n-well 
depth and doping concentrations as well as source/drain junction 
depths and concentration profiles. Arrays of parasitic JFETs were 
designed and fabricated using the EMF 5p.m n-well CMOS process 
(chapter 4). Electrical characterisation of parasitic JFET transistors 
provide parameters that can be used for in-line monitoring of implant 
profiles and related diffusion cycles. Figure 5.1 shows a schematic 
diagram of a typical parasitic JFET fabricated using a n-well CMOS 
process. 
5.2 JFET electrical theory 
The depletion layer width of a reverse biased pn junction can be 
varied by modulating the size of the reverse bias voltage. A JFET uses 
this mechanism. to control the current through a region bounded by one 
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Figure 5.1 Schematic of a typical parasitic JFET fabricated in a standard 
CMOS process. 
Source 	Gate 	 Drain 
p- Substrate 
Figure 5.2 JFET fabricated using epitaxy to provide a homogeneous 
lightly doped channel. 
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or more pn junctions. Very little power is consumed at the pn junction 
itself. However a much greater power can be controlled and delivered 
through the current in the device channel. The JFET can therefore be 
used as a power transistor. A typical JFET is shown in Figure 5.2. It 
consists of a lightly doped n-type layer on top of a p-type substrate. The n-
type region is usually an epitaxially grown layer. This provides a 
uniform and well-controlled dopant concentration. This layer could also 
be created by ion implantation. Source and drain connections are added 
by diffusion of n+ electrodes at either side of the channel. The source is 
the electrode that supplies majority carriers to the channel. 
Consequently, conventional current flows from drain to source in an n-
channel JFET. 
The pn junction above the channel serves as the control element. 
When a reverse bias is applied to it, this serves as a gate. The channel is 
defined from the depletion layer edge of the pn junction at the gate to the 
depletion layer edge of the substrate pn junction. The substrate is 
usually grounded and a positive bias applied to the drain. If a negative 
bias is applied to the gate, the depletion layer around the gate region 
increases which in turn narrows the channel and increases it's 
resistance. The increase in resistance restricts the current flowing from 
drain to source. Thus a signal applied to the gate can control the current 
flowing through the channel. 
5.3 Device Analysis 
Many text books [1,2,3] contain a detailed description of the device 
physics involved in JFET operation so only a simple analysis is given 
here following that of Muller and Kamins [4]. We will consider the 
situation where a small bias VD is applied to the drain electrode while 
the source is grounded. Under this condition the. gate-channel bias and 
therefore the width of the gate depletion region is uniform along the 
length of the entire channel. The voltage at the gate is VG.  An expanded 
view of the channel is shown in Figure 5.3. We assume a one-
dimensional structure with a gate length L between the source and 
drain regions and a width W perpendicular to the plane of the paper 
(usually W >> L). Drain current flows along the dimension y. We 
assume a one-sided step junction at the gate with a dopant density Na in
the pi.region much greater than Nd in the channel. The distance 
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between the p-type gate and the substrate is t. The thickness of the gate 
depletion region in the n-type channel is Xd and the neutral channel' 
width is x. One major assumption is made: the depletion region at the 
substrate extends primarily into the substrate so that x - (t - xd). This is 
approximately true in practice. 
The channel resistance is given by: 
pL 
= xww (5.1) 
where p = (q/1flN)4 is the resistivity of the channel. Hence the drain 
current is 
YD 
'D 	=(q/1flNdxWvD).. 	 (5.2) 
A dependence on gate voltage is incorporated into equation 5.2 by 
expressing x as t - xd where xd  is 
2E 0i 1 2  
xd = [qNj - v0)j 
ID E =(q flNdt i qt2(0i VG)]IV D  
The multiplying factor at the front of the brackets is known as the 
conductance G0 of the undepleted channel region. Equation 5.4 becomes 
1' 
1D GO{1[qNdt2(øi G)]}VD . 	 (5.5) 
From Equation 5.5 we see that this device has a linear relationship 
between VD and Id  for a given gate voltage. This is a consequence of 
having assumed a small applied drain voltage. The square root 




channel junction. (Abrupt channel theory was outlined in chapter 2). 
Equation 5.5 will give maximum current for zero applied gate voltage 
and decreases as I VG I increases. Equation 5.5 predicts zero current 
when the gate voltage is large enough to deplete the entire channel 
region. 
	
We can also remove the restriction of small applied drain voltage 	* 
and consider the case of arbitrary VD and VG values (the only restriction 
is that the gate must always remain reverse biased). With a fixed VD, the, 
potential difference between the gate and channel is a function of 
position y. Thus the depletion width and resulting channel cross-section 
is a function of position y. The voltage across the depletion region is 
higher near the drain than the source in this n-channel device. 
Therefore, the depletion region is wider near the drain as shown in 
Figure 5.4. To derive an expression for the drain current we use what 
has been called the gradual channel approximation. This 
approximation assumes that the channel and depletion layer widths 
vary slowly from source to drain so that the depletion region is 
influenced only by fields in the vertical dimension and not by fields 
extending from drain to source, i.e., the field in the y direction is much 
less than that in the x direction in the depletion analysis. Thus the width 
of the depletion region can be found by a one dimensional analysis. 
Using this approximation, we can write an expression for the increment 




WqpNd(t - Xd) 
The width Xd of the depletion region is now controlled by the voltage çb - 
VG + 0(y) where 0(y) is the potential in the channel at point y and Oi is 





= [qN (0i0)] . 	 (5.7) 
By substituting this expression into Equation 5.6 and integrating over 
the channel length from source to drain we obtain the current-voltage 
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Figure 5.3 Channel region of a JFET with gate length L, showing-
depletion regions. Typical dimensions might be L=8itm and t = lp.mJ411 
ff4, 
I 0 	VD 
Figure 5.4 Channel region of a CJFET showing variation of the width of 
depletion regions along the channel when the drain voltage is 





Figure 5.5 Depletion layer behaviour in a JFET. (a) Small drain voltage, 
channel is approximately at equipotential with constant resistance 
along it's length. The dimensions of the depletion regions are uniform. 
(b) VD = VD.,.,, the depletion regions on both sides of the channel meet at 
the pinch off point (at y=L). (c) VD >VD8t, the pinch off point at (y = L') 







t[qN(øi - G+ y))jd 	(5.8) 
After integrating and re-arranging 
G0 { V - [qNd2 [i - 	VDj_ 	1 
}. 
At low drain voltages Equation 5.9 reduces to that of Equation 5.5 
and the current increases linearly with drain voltage. At higher drain 
voltages, however, the current increases more gradually. As the drain 
voltage increases, Equation 5.9 shows the current in the channel 
increasing to a maximum and then decreasing. The maximum 
corresponds to the limit of. validity of this one-dimensional analysis. 
From Figure 5.5a we can see that as the drain voltage increases the 
width of the conducting channel near the drain decreases until the 
channel is completely depleted in this region (Figure 5.5b). In this 
situation Equation 5.6 cannot be resolved (xd - t). This analysis is 
therefore only valid for drain voltages below the pinch off point of the 
channel. Although the channel is pinched off, current continues to flow 
because there is no barrier to the transfer of electrons travelling down 
the channel toward the drain. As they arrive at the edge of the pinched-
off zone they are pulled across it by the field from the drain to the source. 
Any increased drain voltage is dropped across the depleted high field 
region near the drain and the depleted zone moves toward the source. If 
this movement is treated as slight then the current can be treated as 
constant (saturated). This bias condition is referred to as saturation. The 
drain voltage at which the channel is entirely depleted near the drain 




- (4 - VG) 	 (5.10) 
MAJ 
and the corresponding drain current is 
1 
= 	6E - øi 
- V 	
1- [ qNt2  
'Dsat G0 { qNt2( 	
[ 2 [2e (Oi- VG) 	
(5.11) 
From this analysis, the drain current-drain voltage characteristics may 
be divided into three regions (Figure 5.6), 
The linear region at low drain voltages. 
A region with less than linear increase of current with drain 
voltage. 
A saturation region where the current remains relatively 
constant as the drain voltage is further increased. 
As expected from the physics of the device, Equation 5.11 predicts the 
current to be a maximum for zero gate bias and to decrease as negative 
gate voltage is applied. As the gate voltage becomes more negative, the 
drain saturation voltage and corresponding current decrease so that a 
family of curves may be generated (Figure 5.6), each curve showing the 
drain current versus drain voltage characteristic for a particular value 
of gate At a sufficiently negative value of gate voltage, the 
saturation drain current becomes zero. This turn off voltage VT is found 
from Equation 5.11 to be 
VT=cb-  qNt . 	 (5.12) 
2e 
The drain current actually increases slightly as the drain voltage is 
increased beyond VD t because the end point for the integration in 
Equation 5.8. now becomes L' rather than L, where L' is the point at 
which the channel becomes completely depleted [0(L) = VDSat ](Figure 
5.5). For VD > VDsat, the expression for 'Dsat  in Equation 5.11 is multiplied 
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VD = VD., 
 




Drain voltage (V) 	> 
Figure 5.6 Output characteristics (drain-current, drain-voltage) 
characteristics of a JFET as a function of the gate voltage. Operation in 
the "linear" region (to the left of the VD =VDSOL  curve) corresponds to 
Figure 5.5a. In saturation (to the right of the VD =VDSO. curve) Figure 5.5c 
applies. [41 
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by the ratio L IL' (which is greater than unity). Although most JFETs 
exhibit characteristics with well-defined saturation regions shown in 
Figure 5.6, significant departures can be seen in devices with short 
channel lengths. In a device with a donor density of 1016  CM-3 in the 
channel region, an excess of 5V beyond VDS t depletes an additional 1.0 
pm. Thus, for a typical channel length of 8pm, the ratio L/L'4 and the 
deviation from simple theory is not severe. For channel lengths of the 
order of 2pm, however, important deviations occur. Channel length 
modulation for the MOS device was discussed along with other short 
channel effects in chapters 2 and 3. 
5.4 JFET sensitivity to n-well depth 
It is clear from the above analysis that the electrical 
characteristics of a JFET are very dependent on the channel region of 
the device. Thus the doping profile and junction depth of the channel 
region are perhaps the most important factors in the device operation. If 
a JFET is fabricated using an n-well CMOS process then the channel 
region will be formed by the n-well implant and drive-in sequence, as 
shown in figure 5.1. It follows that the characteristics of such a parasitic 
device will be sensitive to n-well processing. For this experiment, arrays 
of parasitic JFETs were designed and fabricated using the EMF 5pm 
process. The processing of these devices was subject to a n-well drive-in 
split. This split is detailed in chapter 4. The electrical characteristics of 
the devices were investigated using TECAP. 
5.4.1 Characterisation model 
The JFET model which is provided in TECAP is the single level 
model which is used in SPICE. This model relates the drain current to 
the square of the gate-source voltage. In addition, second order effects 
such as junction ohmic resistances, nonlinear junction capacitances, 
and channel length modulation are included. 
The n-channel JFET model is shown in Figure 5.7. In the case of 
the p-channel JFET the polarity of node voltages Vg, and Vds  are 
reversed and the transistor is handled as an n-channel device The 











Figure 5.7. n-channel JTFET model. 
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of operation discussed above are modeled using Vg, the gate source 
potential and Vd,  the drain source potential. The equations are shown 
below 
Id=O for Vg, <Vto 	(cutoff) 	(5.13) 
1ci13(Vgs Vt. )2(i+Wd) 
	
for O<(Vgs - Vto) Vds  
(saturation) 	(5.14) 
IPVds [2(Vgs Vto )Vds](1+Wds ) 	forVgs - Vto >V 
(linear). 	(5.15) 
Equation 5.14 is obtained by substituting the expression for Øj in equation 
5.12 into equation 5.9 and using the Taylor series expansion around the 
point VG = VT [5]. f3 is the transconductance of the JFET in the saturation 




The relation shown in equation 5.14 is similar to the enhancement-mode 
MOSFET equation (chapter 2) with the channel depth t replacing the 
insulator thickness. In a graph of Id  versus Vd,,Fln the linear region of 
óperation,13 can be obtained from the slope of the curve. Equation 5.15 is 
- obtained by performing the same substitution in equation 5.11.. - 
A. is the channel length modulation factor used to represent the 
finite output conductance of the JFET in the saturation region. This is 
due to the second order effect of Vds  on the effective channel length 
(discussed above). 
V 0  is the zero bias threshold voltage used to model the gate turn- 
on voltage of the JFET. The convention in SPICE/TECAP is that V 0 is 
always negative for both p and n channel devices. (In an n-channel 
JFET, V 0 = -2 implies that threshold voltage is -2 volts. In a p-channel 
JFET, V 0 = -2 implies that threshold voltage is +2 volts.) 
contact 
substrate 
Figure 5.8a. Schematic diagram of typical JFET designed with non-








Figure 5.8b Schematic diagram of typical JFET designed with 
overlaped gate. The active area of the device extends beyond the n-well 
implant. This allows the p+ gate implant to make contact with the p-
substrate. 
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5.4.2 Initial characterisation 
Two types of parasitic JFET were initially investigated, Figure 5.8 
shows a schematic of both structures. In Figure 5.8a the gate of the 
device is enclosed by the channel region, whereas, the device shown in 
Figure 5.8b has the gate region extending over the channel region into 
the p substrate. This means that the substrate in the second device is 
effectively clamped to the gate potential. 
5.4.3 JFET Threshold Measurement 
JFET thresholds were measured using linear extrapolation of the 
'D vs VG  curve. Threshold voltages were also obtained through the 
TECAP device characterisation. Although it is assumed some sort of 
linear interpolation is used in the TECAP program to calculate 
thresholds, for proprietary reasons the exact details of the method used 
is not made clear in the documentation. Thresholds were calculated for 
each of the devices in all parts of the split, Figures 9a-j show examples of 
each of these. From equation 5.12 the threshold voltage of a JFET is 
proportional to the square of the channel width (in a 1-d analysis), i.e., 
VT oct2 . 	(for ';>> ø) 	(5.17) 
From equation 5.17 it was expected that the thresholds obtained from the 
fabricated parasitic JFETs would be proportional to the depth of the 
implanted n-well. As discussed above the n-well forms the channel of 
the parasitic JFET, therefore t , the channel width, will be equal to the n-
well depth minus x1  the gate junction depth. 
5.4.4 Junction Leakage currents. 
From Figures 9a-j we can see a marked increase in the leakage 
current I for the non-overlapped gate transistor when compared to the 
overlapped gate transistor. I arises from source-gate and drain-gate 
junction leakages. By overlapping the gate into the substrate, the area of 
p-n (gate-channel) junction is reduced. Source-drain leakage is also 
reduced by reducing surface leakage around the gate. The threshold 
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Figure 5.9a. Typical VT  extraction from non-overlap (device 1) JFET. 
This wafer had a 1 hr n-well drive in. 
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Figure 5.9b Typical VT  extraction from overlap (device 2) JFET. This 
wafer had a 1 hr n-well drive in. 
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Figure 5.9c. Typical V1- extraction from non-overlap (device 1) CTFET. 
This wafer had a 2 hr n-well drive in. 
TI 
Figure 5.9d. Typical VT  extraction from overlap (device 2) JFET. This 
wafer had a 2 hr n-well drive in. 
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Figure 5.9e. Typical VT  extraction from non-overlap (device 1) JFET. 
This wafer had a 4 hr n-well drive in. 
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Figure 5.9f. Typical V7  extraction from overlap (device 2) JFET. This 
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Figure 5.9g. Typical VT  extraction from non-overlap (device 1) JFET. 
This wafer had a 8 hr n-well drive in. 
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Figure 5.9h. Typical V extraction from overlap (device 2) JFET. This 
wafer had a 8 hr n-well drive in. 
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Figure 5.9i. Typical VT  extraction from non-overlap (device 1) JFET. This 
wafer had a 18 hr n-well drive in. 
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Figure 5.9j. Typical VT  extraction from overlap (device 2) JFET. This 
wafer had a 18 hr n-well drive in. 
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Figure 5.10 Typical SUPREM simulation of EMF 5pm process n-well 
diffusion (not taken from'a process split). 
Figure 5.11 Wafer positions for 10 point average of extracted JFET VT. 
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Figure 5.12 Channel region of a JFET with gate length L showing 







Average VT  
overlap 
(device 2) 
Average VT  
non-overlap 
(device 1) 
2.92 p.m 1 -6.4 V -8.9 V 
3.31 p.m 2 -7.5 V -9.5 V 
3.92 p.m 4 -11 V -15.2 V 
4.79 gm 8 -17V -19.9V 
6.04 p.m 18 -28.3 V -33.1 V 
Table 5.1 Average threshold voltages extracted from overlapped vs non 
overlapped gates for different n-well drive in times. 
WOO 
Vç to zero drain current even though the channel is not completely 
turned off. 
5.5 Relationship of n-well depth to JFET threshold. 
An estimate of the n-well depth for each of these devices was 
obtained using SUPREM simulation. Figure 5.10 shows a typical 
SUPREM output for the n-well simulation. 
An average VT  was obtained for each wafer by extracting VT from 
10 devices on the wafer. Figure 5.11 shows the locations of the devices 
used. The average threshold of the overlapped gate transistors was less 
than that of the enclosed gate ( for any particular well depth) as shown 
in Table 5.1. This is due to the substrate clamping as discussed above. 
The depletion region associated with the channel-substrate junction 
encroaches more on the channel since the substrate behaves like a 
second (only less effective) gate. 
Figure 5.13 shows a plot of extracted VT  vs simulated well depth 
for device type 1 with an x=y2 relationship superimposed. It can be seen 
from this plot that the extracted VT  relationship with simulated well 
depth is modeled very well by VT  = (n-well depth)2. Figure 5.14 shows the 
linear relationship between the square root of the extracted VT value 
and the simulated well depth. Figure 5.15 shows the relationship 
between extracted VT and the n-well diffusion time associated with the 
split. Once more a linear relationship is seen. 
To explain the linear relationship observed between the extracted 
VT  and diffusion time we must examine the diffusion model for 
impurities in silicon. Using a simplified one-dimensional diffusion 
model which assumes constant diffusivity and constant total dopant (i.e 





and the boundary conditions 
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Figure 5.13 Measured VT  vs simulated well depth for NET with non-
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Ixl - (5.21) exp L i  
where C is the concentration of dopant (in atoms/cm3) as a function of x, 
the depth into the silicon (in cm), D is the constant diffusion coefficient 
(in cm2/s) and t is the diffusion time (in s). Using this model we can 
explain the linear dependence of VT, the JFET threshold, with n-well 
diffusion time. The position where the diffusant concentration equals 
the substrate concentration is defined as the metallurgical junction Xj, 




2sub = 	exp (5.22) 
and 
xj2-4Dtln( Csub 4at 
s 	 (5.23) 
We know from equation 5.12 that VT t2 where t is the channel depth. If 
we approximate t x then VT (tdjff) where tdjff  is the diffusion time 
associated with n-well drive in. This is only approximately true. We 
have assumed that the logarithmic term in equation 5.23 is dominated 
by the factor CSUb /S. and is constant for each of the n-well drive in times. 
However, this linear relationship is borne out by the extracted VT (figure 
5.15). 
5.6 Cross wafer variation. 
By using the mapping facility of TECAP it was possible to obtain 
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wafer maps of VT. Figures 5.16a-e show wafer maps for each part of the 
n-well diffusion time split. Cross wafer patterns are readily observable 
for several wafers in Figure 5.16. This would suggest that a parameter 
such as VT  is indeed sensitive to CMOS process parameters. From the 
discussions above we can say that these variations may be due to 
effective n-well depth variation across the wafer. This non-uniformity 
may be caused by n-well dose variation or uneven thermal distribution 
across the wafer at the drive- in stage. The non-uniformity may even be 
the result of incoming silicon doping variation. 
Chapter 3 discussed alternative methods of junction depth 
monitoring. These are almost all destructive techniques, bevel and stain 
etc, or relatively complex Capacitance-Voltage methods. This technique 
would enable well-junction monitoring in a standard CMOS process 
using simple and fast parametric extraction. When used in conjunction 
with other extracted parameters, a more complete understanding of 
process variation can be obtained.The relationship between JFET V 
and parameters extracted from parasitic bipolar transistors and MOS - 
devices is discussed in chapter 7. 
5.7 Conclusions. 
JFET transistors are simply designed and easily fabricated in a 
standard CMOS process. Device characterisation is obtained from 
readily available commercial software. In-house parametric extraction 
routines can easily be modified to extract a few simple parameters from 
the JFET device, VT, I. Because the structures require no extra masks 
they can be easily incorporated into existing process control chips or 
scribe grid process control devices. They reveal information about well 
depth and doping concentration. Diode information is inherent in the 
leakage currents associated with the device. 
The parasitic JFET represents a device which could be easily 
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Figure 5.16 a-b Wafer maps of extracted V for (a) lhr n-well drive in. (b) 
2hr n-well drive in. 
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Figure 5.16 c-dWafer maps of extracted VT for (c) 4hr n-well drive in. (d) 
8hr n-well drive in. 
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Figure 5.16 e Wafer map of extracted V for (e) 18hr (std) n-well drive in. 
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Chapter 6 
AL Extraction Using Parasitic 
Bipolar Transistors 
6.1 Introduction 
Lateral bipolar transistors can be simply fabricated using a 
standard CMOS process. Using an n-well process with a boron doped 
source and drain and a phosphorus doped well, the lateral pnp bipolar 
device is easily fabricated. The performance of these bipolar devices is 
poor, since these structures have inefficient lateral transport of holes 
from emitter to collector which causes low common emitter gain and 
-- increases charge storage times [1]. Improvements can be made in the 
performance of lateral bipolar devices by the inclusion of an epitaxial 
layer and a heavily doped buried layer. However, this means lateral 
bipolar transistors can no longer be fabricated in a standard CMOS 
process. This chapter details a useful test structure for the extraction of 
the MOS sideways diffusion parameter using the simple lateral bipolar 
transistors. This is a measure of the amount of sideways diffusion of the 
source-drain regions under the gate. AL extraction is most commonly 
performed by arranging the lanthola and Moll [2] equation for MOS 
current in the linear region 
ID 
1 +Fb 
= J3VG [VG - VT - 2 VD] 	 (6.1) 
where 





/14 eff. 	 (6.2) 
L, the actual channel length can be described as 
L--Lm - 2AL 	 (6.3) 
where Lm is the drawn length and AL the sideways diffusion. The 
expression for transistor gain /3 can be manipulated to obtain 
L,, 	2AL 
(6.4) 
13 - iLte#ox Tm 	tefAx'rn 
If 1/ /3 is then plotted against Lm, the intercept of the best fit straight line 
with the Lm axis is 2AL. It is important that the drain voltage is kept low 
to minimise the depletion layer around the drain. A large depletion 
layer would increase the measured value of AL. The gate voltage must be 
high enough to bias the transistor in the linear region, in order to 
maximise f3 and reduce the influence of parasitic source and drain 
contact resistances. The accuracy of this method is largely determined 
by the measurement made on the smallest drawn length transistor. 
Short channel effects such as the modulation of V. give rise to increased 
values of J3 being calculated and a consequent reduction in the accuracy 
of the measurement. 
The proposed use of lateral bipolar transistors avoids these 
inherent errors. 
6.2 Theory of Lateral Transistor Operation 
Lindmeyer and Schneider [3] analysed the simple model shown in 
Figure 6.1 providing expressions for both the lateral and vertical 
contribution of I. The collector current 'ci  can be represented by 
D 






P ne = 
Rd exp( kT  )1]. 	 (6.6) 
P'ne is the excess hole concentration, D is the low level hole diffusion 
coefficient, Wb0  is the drawn base width, 1e  is the emitter length and x3 is 
the junction depth. 
The simple bar structure must obviously be modified to represent 
a lateral pnp device fabricated in a standard CMOS process, this is 
shown in Figure 6.2. If the effects of curved diffused junctions are 
included then the collector current can be expressed as 
(67) 
Xi 
where FG  is a geometrical factor representing the effect of structure 
geometry on I. 
The geometrical factor for a lateral transistor fabricated using 
epitaxy and n+ buried layers was first solved by Chou [4] using 2D 
computer analysis. This function is shown in Figure 6.3. An 
analytically calculated value of the geometrical factor was presented by 
Seo and Kim [5]. Their method is used here to develop FG. Figure 6.4 
shows the geometry of the lateral p+ n p+ transistor to be considered. 
Three approximations are made: 
P 
The collector current flows horizontally when Wb0  is not much 
greater than x. 
The edge profile of the emitter and collector diffusions are 
circular. 
The doping concentration of the n-well from x = 0 until x = x3 is 
constant. 
WE 
Collector 	 Emitter 	 Collector 
Base 
Figure 6.1. Simple model of lateral transistor used to obtain expressions 
for lateral and vertical currents. 
collector 	emitter 	collector 	base 
Figure 6.2 Schematic of simple lateral bipolar transistor fabricated using a 






Figure 6.3 The geometrical factor as a function of;. 
emitter 	 collector 
Figure 6.4 Schematic of the lateral pnp transistor to be 
analysed. 
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In Figure 6.4 the emitter length is 1e•  The base width at angle 0 is 
represented as 
	
wb(o) = (Wb0 + 2x3) - 2xos(9) 
	
(6.8) 
The current dIi(0) now flowing in a stripe whose width is dx(0) is given 
by 
D. 	 dx(0) 
d11(0) = qp', 
wbo) 




dx(9)=xcos&dt9 	 (6.10) 
and 
K = qP neDple . 	 (6.11) 
From equations 6.9 and 6.10 the total current I can be expressed as 
'V 
= JdIj (6.12) 
Ic 	
1 





• 	 (6.13) 
\fW 0 + 4Wboxf 
Then the analytic geometry factor 
IC Fo=1—j 	 (6.14) 
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Ir 	I 	y+4 1 tan-1 	I 	 (6.15) =y 1--4+(+2 	 y24y j 
where 
(6.16) 
6.3 LL Extraction 
If AL, the sideways diffusion associated with MOS transistors, is 
incorporated into the geometry of the lateral pnp bipolar, then the 
transistor's geometry can be represented by Figure 6.5. The expression 
6.13 developed for 'ci  becomes 
ir 	 1 
Ii = K [- +((Wb0-2AL)+2xJ) \/(Wb




Vbo 2AL)2 +4Vb0-2AL)]  
To extract AL, an array of transistors with a number of different drawn 
Wbo dimensions must be biased for low level injection with the same VEB. 




Then if 1 1 /Ii I is plotted against drawn value of Wbo the intersection of 
the extrapolated line with the Wbo axis is = 24L. 
6.4 Simulation 
Using the expression for 'ci  developed above (6.15), graphs of 1 "ci 
versus drawn Wbo  can be simulated for arrays of transistors biased 
identically. From (6.15) various values of AL can be introduced into the 
equation. Figures 6.6 and 6.7 show these simulated curves for two values 
emitter 	 collector 
Figure 6.5 Schematic of the lateral pnp transistor with the effect of 














C)  Extracted AL = 0.431tm 
0 •I 
0 	 1 	 2 	 3 	 4 
	
5 
Drawn Wbo (gm) 
Figure 6.6 Simulated data for a AL of 0.5j.tm. Regression shows 




Extracted AL = 0.63j.tm  
	
0.I 	 I 
0 	 1 2 	 3 	 4 
Drawn Wbo (gm) 
Figure 6.7 Simulated data for a AL of 0.7p.m. Regression shows 
extrapolated value of AL. 
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of AL, 0.5pm and 0.7j.im. 
Using linear extrapolation, estimates of AL can be achieved from 
the five simulated values on the graph. This is for the worst case 
sideways diffusion in 6.1 where AL = x3. In the case of implanted 
source, drain transistors with shorter heat treatment, when AL <x3 the 
transistor structure becomes more like the simple bipolar in Figure 6.1. 
Thus the relationship between 'ci  and Wb0  becomes more linear and the 
accuracy of regression is increased. 
6.5 Experimental Method 
To verify the physical operation of this method, lateral bipolar 
transistors were incorporated into the design of the two test chips 
discussed in chapter 4. These fell into two groups; bar type emitter-
collector structures and circular emitter-collector structures. Figures 
6.8a-c show schematics of these. The circular transistors were included 
to reduce edge effects and provide a completely closed emitter. Problems 
arose, however, at the mask making stage and the circular transistors 
were flawed with several of the emitters being shorted to the collectors. 
Thus the characterisation involved in this experiment was limited 
to the bar-type structures. Each of the devices shown in figures 6.8 a-b 
was fabricated with drawn Wb0  values from 2im to 4pm in 0.5p.m steps. 
Identical npn transistors were fabricated and characterised. 
6.5.1 Device Processing 
The devices were processed using the standard EMF 5.tm n-well 
CMOS process. The details of this process are given in chapter 4. 
6.6 Electrical Characterisation 
Figure 6.9 shows the arrangement of the SMUs used for the 
characterisation of the lateral bipolar devices designed for this 
experiment bipolar device. The detailed electrical characterisation of a 
typical lateral device is given below. This transistor was chosen only to 
illustrate the method used on many transistors on each wafer. 
157 
6.6.1 RE and Rc Extraction 
The measured data used to extract RE and Rc is of the form. 
collector current vs collector voltage at several base currents. Figure 6.10 
shows a sweep measurement of collector current vs collector voltage, it 
indicates the two distinct regions of operation. Region one is when the 
device is in forward active operation, region two is when the device is in. 
reverse saturation. 1 IRc is measured as the slope of these lines, as can 
be seen from figure 6.10. Rc is smaller than R nor, i (normal is used here 
as most devices are operated in the forward active region). A value of RE 
is extracted from these curves in the saturated region. 
L%VCE 
RE = 'b2 - lb.! 	
(6.19) 
As many measurements can lead to device heating and subsequent 
altering of device characteristics, a limited region must be chosen in 
which to measure RE and R. This region can be the same for both cases 
and the measurements can be made simultaneously. This type of 
measurement, however, is only really applicable to devices with more 
heavily doped collector regions where the value of R sat and R normai are 
almost the same, i.e. the value of Rc does not vary significantly with 
collector current. 
The parasitic device characterised here, however, has a relatively 
lightly doped collector (p+ source drain doping) and two separate regions 
must be chosen for the extraction of RE and R. Tables 6.1 and 6.2 
indicate the regions chosen to extract RE and Rc from the device under 
test (DTJT). Fig 6.11 and 6.12 show the resulting measured curves. 
Values of 6.2 ohms and 241 ohms were extracted for R E ana R 
respectively. 
6.6.2 V and V4 Extraction 
VAF and VAR  are parameters which characterise the effect of base 
width modulation on the transistor caused by variation of the collector-





n+ contact to base 
(n well) 
Figure 6.8a Single stripe emitter with single stripe collector. One of the 











p+ twin collectors 
Figure 6.8b Single stripe emitter with twin stripe collector. This 






	 n+ contact to base 
(n well) 
Figure 6.8c Circular transistor with totally enclosed emitter. This 
transistor was designed to avoid edge effects. 
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D.U.T. CC:r.iNECTI(:'NS: 	 ____________ Mum: 1 
'1LI4 
Figure 6.9 SMU arrangement for the characterisation of the lateral 
structures. 
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Plot A: RE and AC Extraction Windows 
Re 	AND Rc 
	
Ha a aur ad 
For typical IC type devices. ' 
AC NORMAL is much 
greater than AC SAT. 
Ik. 1,0.8 
yc C .. "iv1t 
CI - I.**- to I?1 
Plot 8: RE Extraction Window Closeup 
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'ZC It N 	 is. if MA CI II IN .0 
Plot C: AC Extraction Window Closeup 
Figure 6.10 Sweep of collector current vs voltage showing the region of 
extraction for Rc and RE. 
P18] 
Setup Name : Setup # 1 
RE  
Function MAIN STEP CONSTANT 
Source Name VC TB VE 
Sweep Mode LIN UN  
Start -120 mV -10 mA 0.0 V 
Stop -160 mV -10.3 mA  
# of Points 11 4 
Compliance 100 mA 3.0 V 100 mA 
Fixed Sources  
Outputs IC  
Table 6.1 SMU set up for the measurement of RE  on the lateral DUT. 
Setup Name : Setup #2 
RC  
Function MAIN STEP CONSTANT 
Source Name VC TB VE 
Sweep Mode UN UN  
Start -500 mV -10 mA 0.0 V 
Stop -600 mV -10.3 mA  
# of Points 11 4 
Compliance 100 mA 3.0 V 100 mA 
Fixed Sources  
Outputs IC  
Table 6.2 SMU set up for the measurement of Rc on the lateral DUT. 
IM 
Measured 




-120.0 	 -130.0 	 -140.0 	 -150.0 	 -IGB.B 
VC I milliVcflts 3 
lB = -Iø.@ mA TO -10.302 mA 
Figure6.11 Measured curves extracted from the DUT for RE  extraction. 
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-500.0 	-520.0 	-540.0 	-560.0 	-580.0 	-600.0 
VC [ milliVolts ] 
lB 	-iO.GO@ mA TO -10.30 mA 
Figure 6.12 Measured curves extracted from the DUT for Rc extraction. 
LExtracted from device type illustrated in figure 6.8b. 
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Simulated Measured 
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I- 	 I 
[ tiWI 
 
0 	 -2.0 	 -4.0 
VC [ Volts ] 
lB = -I.08 uA TO -18.28 uR 
Figure 6.13 Ic vs ± VCE at 'B  showing region of extraction of V and V, 
the forward and reverse _early _voltage.  ____________ 
Extracted from device type illustrated in figure 6.8b. 
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Setup Name : Setup #3 
Early Voltage  
Function MAIN STEP CONSTANT 
Source Name VC lB VE 
Sweep Mode UN UN  
Start 2V -1.tA 0.0V 
Stop -4V -1O.tA  
# of Points 20  3  
Compliance 100 mA 3.0 V 100 mA 
Fixed Sources  
Outputs IC  
Table 6.3 SM[J set up for the measurement of V, and VAR on the lateral 
DUT. 
Setup Name : Setup #4 
1db vs Vb  
Function MAIN CONSTANT CONSTANT 
Source Name VB VC VE 
Sweep Mode UN  
Start -380 mV -5 V 0.0 V 
Stop -900 mV  
# of Points 22  
Compliance 100 mA 100 mA 100 mA 
Fixed Sources  
Outputs JIB lic  
Table 6.4 SMU set up for the measurement of the forward Gummel 
parameters on the lateral DUT. 
in chapters 2 and 4. These parameters are extracted from a single set of 
measured curves covering the forward and reverse areas of operation. 
The region, I vs ±VCE at 'B,  is shown in figure 6.13. Values of VAF and 
VAR are found by extrapolating the linear region of the curves to the x 
axis for both forward and reverse operation. Values extracted for the 
DUT were V = 6.05V and V = 33.3V. 
6.6.3 Forward Gummel Characterisation 
To extract the forward Gummel parameters I, Ni., RB, I3F 'SE, NE 
and 'K?,  the transistor base and collector current characteristics must be 
measured for varying VEB. Figure 6.14 shows the ideal regions from 
which the parameters should be extracted. 
Figure 6.15 shows the measured characteristic curves for the 
DUT and table 6.3 details the SMU set ups for the measurement. The 
extracted parameters are given in table 6.5. 
Parameter Value 
is 472 a.A 
N?  1.046 




'K? 242.5 iA 
Table 6.5 Extracted forward Gummel parameters. 
6.6.4 Reverse Gummel Extraction 
In reverse mode the emitter of the transistor effectively becomes 
the collector. In the case of the lateral bipolar transistor the forward and 
the reverse characteristics are very similar. This is because the emitter 
and the collector have a similar structure. The twin bar device has a 
collector and emitter which are identical (Chapter 4). Figure 6.16 shows 
RE. RC 
Ln( II 
Ln C I 
Ln C 
Figure 6.14 Ideal extraction regions for the Gummel parameters Is,  N, 
RB, Pb 'SE' NE and I. 
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VB [ milliVolts I 
vc = -i.eaa V 
Figure 6.15 Measured forward Gummel curves for the DUT. 
Extracted from device type. illustrated in figure 6.8b. 
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- 	 -/ 	-b 	 -5 	-4 	-3 	-2 
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IE [ Amps ] 
VE = -1.000 V 
Figure 6.16 Measured reverse gain curve for the DUT. 
Extracted from device type ill 	in figure 6.8b. 
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the measured reverse gain curve for the DTJT and table 6.4 details the 
SMU set-ups for the measurement. 
6.6.5 Parameter Optimisation 
A parameter optimisation routine based on a non linear least 
square fit algorithm is included in the program TECAP. Parameters 
selected are re-calculated until the observed RMS error between the 
measured data and the simulated data reaches a minimum. To re-
calculate the parameters, TECAP uses the Levenberg-Marquardt 
algorithm. This combines the steepest decent method and the Gauss - 
Newton method. Figure 6.17 is a flow chart describing this process. 
The optimiser functions by first simulating the data using the 
selected model and the available parameters. These parameters may be 
those extracted from the measured data curves or a previously optimised 
set. Parameters may also be entered from the keyboard by the user. This 
step is the most time-consuming in the optimisation process. 
In order to reduce optimisation time, good initial parameters are 
important. The least number of points which characterise the curve 
should also be chosen. By keeping the number of parameters optimised 
at the same time to a minimum, the optimisation time is reduced. This 
last constraint also serves to isolate parameter interactions, ideally each 
parameter should be optimised individually on a part of the devices 
curve which. was solely or predominantly dependent on that parameter. 
This is not feasible as very rarely does only one parameter model a 
device for particular operating conditions. Hence, the user needs to 
understand details of the model equations, how model parameters effect 
model characteristics and how model parameters interact. The 
knowledge of this interaction is very important as there are more than 
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Figure 6.17 Flow chart showing the method of the Levenberg-Marquardt 
algorithm for the optimisation of extracted parameters. 
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6.6.6 Optimisation and Process Control. 
Process control by device parameter extraction depends on the 
process variations present from die to die or wafer to wafer being 
highlighted by parameter variation on the same scale. The relationship 
between the process deviation and the parameter variation is not always 
straightforward and more likely than not unknown. Optimisation of the 
parameters in this case may lead to an improved fit of simulated to 
extracted values. However, the relationship between parameter and 
process variation may be obscured. For this reason all parameters 
presented in the following experiments are unoptimised unless 
indicated otherwise. 
6.6.7 Structural Considerations 
Figure 6.2 shows a schematic of the twin bar collector lateral 
transistor used for this experiment. It can be seen from this that there 
are in fact two transistors in operation, the lateral transistor of interest 
and a vertical transistor. 
The lateral gains found on the transistors characterised ranged 
from 10 to 40 for the drawn base widths 3.5p.m to 2p.m. Figure 6.18 shows 
I plotted against VEB for a typical twin bar lateral structure of drawn 
width 3p.m. Figure 6.19 shows the lateral gain plotted against I. The 
extracted parameters are given in table 6.5. The response of the 
transistor is relatively flat with a gain of about 18 for collector current of 
lOnA to lOpA; The extracted parameters model the transistor reasonably 
well. The model starts to fail at higher I operation. The high level 
injection characteristics of these transistors are non-typical. The 
collector resistances associated with these transistors are very high 
compared with more conventional transistors (around 240). The values 
of I used in this experiment were chosen to be in the stable (linear) 
region of operation. 
Figure 6.20 shows the vertical gain curve associated with the 
same transistor used in Figure 6.19. It can be seen from this that the 
vertical gain is about 6 times greater than that of the lateral transistor. 









0.48 0.50 0.52 0.54 0.56 0.58 0.60 0.62 
VEB (Volt) 
Figure 6.18 Ic plotted against VEB for a typical twin bar collector 
structure with drawn base width = 3p.m. 
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IC U Amps ]  
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10 10 
vc = -i.øø@ V 
Figure 6.19 Lateral gain of a typical twin bar collector structure with 
drawn base width = 3iim. 
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10_u 	 10_b 
IC C Amps ] 
vc = -1.008 V 
Figure 6.20 Vertical gain of a typical twin bar collector structure with 
drawn base width = 3jim. The transistor although primarily a lateral 
device has a vertical component with the well as a base and the substrate 
as a collector. 
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The emitter efficiency of the lateral transistors was poor due to the 
poor emitter-base doping ratio (chapter 2). For this experiment, 
however, the region of operation of the transistors is very restricted to 
maximise the effect of geometrical factors and minimise the effect of 
emitter-collector resistances and other doping concentration effects. 
These aspects have more influence on the behaviour of the device under 
high-level injection. High-level injection is avoided in this technique. 
6.6.8 AL Extraction 
Figure 6.21 shows the extracted I 1/It, I vs drawn base width for 
the twin bar lateral structure shown in figure 6.8b. The intersection of 
the x axis is 1.64gm. This results in a value for AL of 0.82p.m. Figure 6.22 
shows i/Ia vs drawn base width for the corresponding npn structure. 
The intersection in this case is 1.68p.m giving a AL value of 0.84gm. The 
difference in AL measurements is due to the combination of different 
diffusion rates of phosphorus vs boron (npn vs pnp) and the substrate vs 
well doping concentration (npn vs pnp). 
This method of AL extraction was very reliable and repeatable 
(complete wafer maps are shown in chapter 7). Table 6.6 shows a ten 
point sample of measurements across the wafer for the pnp twin bar 
collector 6.8b and the single bar structure 6.8a. A correlation coefficient 
of 0.98 means that there is no significant difference between these 
samples indicating that both structures perform similarly in extracting 
AL. Thus a very fast three point measurement technique was developed 
for extracting AL. 
6.6.9 Simulated vs Measured Results 
To understand the operation of this structure, a model was 
developed in the previous sections. By comparison of simulated vs 
measured results a qualitative feel for the accuracy of this model can be 
achieved. 
Equation 6.15 will give a value of 'ci  for lateral transistors. The 
equation needs inputs of K, xj, Wb0 and AL. The values of Who  and AL are 
available from the measured results. K is known from equations 6.6 and 
6.11 to be dependant on VEB. 
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K=qp'Dple 	 (6.11) 
where P'ne  is given by 
2 
n. r (qV 	1 
P'ne = 	LexP kT )ij. 	 (6.6) 
If Dp and Nd  are assumed to be constant then K will be a constant for 
transistors with different drawn WbO  values under identical bias 
conditions. K will be a multiplier which affects the magnitude of the 
current predicted by equation 6.15. K will have no effect on the predicted 
intersection. With AL fixed by the measured results, x can be optimised 
to make the predicted intersection coincide with the 'measured 
intersection. 
A routine was written in RS1 (a data analysis package) which took 
as inputs the measured collector current from the three lateral bipolar 
transistors for a fixed VEB. The program then optimised Xj and K to give 
minimum relative error in measured vs simulated results. Figure 6.23 
shows measured vs simulated results for different values of K. The 
measured data is from the same set of transistors as those used for 
figure 6.21. Table 6.7 shows the optimum value of K and x for ten points 
on the wafer with associated AL values and relative error in measured 
vs simulated. Estimated values of; range from 0.82.tm to 0.93m across 
the wafer. SUPREM3 predicts a junction depth of 0.94j.tm (figure 6.24). 
The simulated results consistently fit the measured results with a very 
small error. This would suggest that the model used for the basis of this 
experimental technique is sound. 
6.6.10 Sensitivity to VER  
To characterise the effect of VEB on the extracted value of AL, AL 
was measured across the wafer with VEB varied from 0.5V to O.6V in 
lOmV steps. Figure 6.25 shows the extracted 1 1 /I I values plotted 
against drawn Wb0  for several values of VEB.  Figure 6.26 shows the 
extracted AL vs VEB  for 8 of the 10 devices measured on the wafer. It can 
In 







1 0.802 0.803 
2 0.740 0.737 
3 0.734 0.736 
4 0.804 0.802 
5 0.858 0.856 
6 0.743 0.746 
7 0.671 0.670 
8 0.784 0.785 
9 0.82 0.822 
10 0.725 0.727 
Table 6.6 Sample measurements comparing single bar structure and 










I 	 • 	 I 	 • 	 I 	 • 
L=0.822.tm 
/ 	• 	• 
0 
	
2 3 	 4 	 5 
Wbo (gm) 	 0. S2 v 
Figure 6.21 Extracted Il/Is i vs drawn base width for the twin bar 
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Figure 6.22 Extracted i/Ic  vs drawn base width for the npn twin bar 
collector structure. 
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Figure 6.23 Simulated vs measured data. This illustrates close fit of 
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Figure 6.24 SUPREM output fora simulation of the EMF5j.i.m n.we11 
CMOS process, estimating the. source/drain junction depth (;). Not 









% relative error 
(predicted vs 
measured 'ci) 
0.813 0.814 4.38 E-8 . 0.895 7.5 
0.745 0.746 5.28 E-8 0.835 4.4 
0.748 0.751 6.59 E-8 0.84 1.9 
.0.801 0.803 5.51 E-8 0.885 1.5 
0.861 0.862 5.01 E-8 0.933 1.4 
0.726 0.730 5.51 E-8 0.82 2.3 
0.785 0.786 4.34 E-8 0.871 3.5 
0.782. 0785 6.41 E-8 0.87 2.0 
0.822 0.823 3.89 E-8 0.902 2.8 
0.82 0.822 5.77 E-8 0.901 0.5 
Table 6.7 Extracted vs simulated AL for 10 points across the wafer. This 
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Figure 6.26 Extracted Md vs VEB for 8 points on wafer. 
In 
be seen from this that around the specified region of operation for this 
method, the extracted value of AL is relatively insensitive to VEB, the 
base-emitter bias conditions. Figure 6.26 shows the relationship of 
extracted AL vs VEB for device 5. As VEB is increased, the extracted value 
of AL remains constant until VEB reaches about 0.53V then the extracted 
AL falls in a linear fashion. The drop in AL measured is under 2% 
across the experimental range. With increasing VEB the base-emitter 
depletion region increases, the lateral transistor begins to leave the low 
level injection restriction imposed earlier and the relationship between 
'ci and Wb,, begins to fail. 
6.6.11 Significance of K 
In section 6.6.9 it was seen that K will be related to VEB through 
equations 6.11 and 6.6. When K is optimised to give the best fit of the 
extracted data to the simulation model, the relationship of K vs VEB for 
these transistors can be plotted. Figure 6.27 shows the relationship of K 
VS VEB for the transistors used in Figure 6.25. From this plot Pne,  the 
excess hole concentration, can be calculated as a function of VEB. It 
varies from 5.3X1011  cm-3 to lx1013 cm-3 as VEB varies from 0.5 to 0.58V. 
6.6.12 Comparison With Conventional Methods 
AL was extracted from an array of MOS test structures with 
varying drawn lengths. The method of AL extraction was described in 
section 6.1. Table 6.8 shows the traditional AL value vs that extracted 
from the parasitic bipolar structures on the 10 die used above. Very close 
agreement between the two methods was observed. 
6.7 Conclusions 
Lateral parasitic bipolar transistors can be used to extract 
accurate values of AL, the sideways diffusion associated with MOS 
transistOrs, quickly and efficiently. The values extracted have been 
shown to compare well with those extracted using conventional CMOS 
structures. Device biasing limits have been established and the 
technique found to be stable within these limits. The technique could be 
used in any conventional CMOS drop-in PC or scribe grid with no extra 
mask sets. 






















1 0.802 0.847 0.045 
2 0.740 0.703 -0.037 
3 0.734 0.698 -0.036 
4 0.804 0.817 0.013 
5 0.858 0.809 	. -0.049 
6 0.743 0.670 -0.073 
7 0.671 0.639 0.032 
8 0.784 0.827 0.043 
9 0.82 0.799 -0.021 
10 0.725 0.767 0.042 
Table 6.8 Sample measurements comparing lateral bipolar twin bar 
structure and conventional MOS methods. 
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Chapter 7 
CMOS Process Uniformity 
Evaluation Through the 
Characterisation of Parasitic 
Transistors 
To obtain consistent yields on any process, uniformity of 
processing is of the utmost toritance Yield loss can be classified into 
three main groups, 
1.Mis-processing 
This occurs where the product misses out a step or receives the 
wrong step in the process. This can be controlled to an extent by 
tight manufacturing rules and procedures. It should be relatively 
rare and easy to diagnose. 
2. Defectivity 
Defects are particles introduced from humans, wafers (silicon 
debris from smashed or chipped wafers) and machinery, both 
through wear and tear and unexpected chemical reactions. 
Defectivity can be reduced through better housekeeping and 
machine maintenance. In-line inspections help to catch defects, 
at the end of the line SEM and EDAX inspections help to trace 
defects. 
3. Process non-uniformity 
Wafer to wafer, across wafer and batch to batch non-uniformity 
can result in more yield loss than the other two categories. Non-
uniform processing is usually detected by drift in device 
parameters or wafer maps which reveal cross wafer variations. 
These techniques are used here to evaluate test structures 
designed to detect and monitor process uniformity. 
Chapters 5 and 6 dealt with specific structures designed and 
characterised to provide information on traditional CMOS performance 
parameters, ie effective channel length and well depth. This chapter 
discusses and presents results on the relationship between traditional 
CMOS parameters and those of the parasitic transistors available from 
the process. Potential increases in uniformity sensitivity are 
highlighted. Other relationships which are interesting for their physical 
device aspects are also shown. 
7.1 The Vertical Parasitic Bipolar Transistor 
The bulk of the characterisation work presented in this chapter 
comes from the vertical parasitic bipolar structure. Much important 
work has been done on the inclusion of vertical bipolar transistors into a 
CMOS process [1,2,3,4,5,6,7]. The emphasis behind this work has been to 
develop bipolar transistors as part of a BICMOS process, or to reduce 
and understand the effects of bipolar transistors on the latch-up problem 
associated with CMOS devices. The work presented here focuses more 
on the ability of the parasitic vertical bipolar transistor to be used as a 
simple test structure for process control and uniformity evaluation. 
7.1.1 Device Structure 
As detailed in chapter 4, several vertical bipolar transistors were 
designed and fabricated. Figure 7.1 shows a schematic of a typical device 
fabricated in a n-well CMOS process. By examining this schematic we 
would expect this transistor to be sensitive to variations in n-well depth, 
doping profile and concentration. Since the emitter is formed by the p+ 
source/drain implant, the device will also be sensitive to source/drain 
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doping profile. We would infer then that the device might be sensitive to 
implant variations and back-end heat treatments. 
7.1.2 Characterisation Technique 
The devices were characterised using TECAP, a parametric 
extraction software package. The hardware requirements and 
capabilities of this package were discussed earlier in chapter 3. An 
automatic wafer prober was used to facilitate wafer mapping of 
parameters. This enabled cross-wafer non-uniformity to be investigated. 
Wafer mapping has long been known as an effective technique for this 
purpose [8]. 
7.1.3 Parametric Results 
A detailed characterisation of the vertical bipolar parasitic device 
is presented below. The devices were fabricated on wafers which had a 
n-well drive-in time split. The details of this split were discussed in 
chapter 4. A full characterisation for each part of the n-well depth split 
is presented. The results are typical of those extracted across the wafer 
and used for process uniformity discussions later in this chapter. 
Results are presented for wafers 1,8,6 and 10. These wafers had drive-in 
times of 18,8,4 and 1 hr respectively. The transistors were characterised 
in common emitter mode. 
7.1 .4 RE anclRc 
Tables 7.1 and 7.2 show the SMU set-ups for RE  and Rc extraction. 
Figure 7.2a-h show a typical set of curves used to extract the parameters 
RE and Rc for each part of the split. Figure 7.3a-b shows the wafer mean 
(65 points) of RE and Rc vs base junction depth. Figure 7.3a shows a 
decrease in RE  with drive-in time. As the base (n-well) is driven in 
farther the effective dopant in the emitter increases and the resistance 
drops. Figure 7.3b shows that the collector resistance Rc of the device 
also drops by around 10% as the drive-in time increases. This is perhaps 
more difficult to explain. The collector resistance will be dominated by 
the contact to substrate and then the resistive path from the base to the 
collector contact. These should be almost identical in all the devices. The 
110 
Emitter 	 Base 	 Collector 
Source / Drain implants of the CMOS 
process form the Emitter, Collector and 
Base contact of the parasitic vertical. 
Figure 7.1 Schematic of typical parasitic vertical bipolar transistor 
fabricated in a n-well CMOS process. 
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Setup Name: 	Setup # 1 
RE  
Function MAIN STEP CONSTANT 
Source Name VC lB VE 
Sweep Mode LIN UN  
Start -120 mV -10 mA 0.0V 
Stop -160 mV -10.3 mA  
# of Points 11 4 
Compliance 100 mA 3.0 V 100 mA 
Fixed Sources  
Outputs IC  
Table 7.1 SMU set up for the measurement of RE. 
Setup Name: 	Setup # 2 
RC  
Function MAIN STEP CONSTANT 
Source Name VC lB VE 
Sweep Mode UN UN  
Start -500 mV -10 mA 0.0 V 
Stop -600 mV -10.3 mA  
# of Points 11 4 
Compliance 100 mA 3.0 V 100 mA 
Fixed Sources  
Oütjuts IC  
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-120.0 	-13.0 	 -14. 	 -150. -16. 
VC 1 milliVolts I 
lB 	-10.000 mA TO -10.320 mA 
Figure 7.2a Typical measured curves for RE  extraction, taken from 
wafer 1. 	 Measured 
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-500.0 -520.0 -540.0 -560.0 -580.0 	-500.0 
VC 1 milliVolts ] 
lB = -IB.BBB mA TO -10.380 mA 








-138.8 	 -140.8 	 -150.0 	 -160.8 
VC C milliVolts ] 
lB = - IB.BBB mA TO -10.308 mA 
Figure 7.2c Typical measured curves for RE extraction, taken from 
	
wafer 4. 	 Measured 
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-580.0 -520.0 -540.0 -560.0 -580.0 	-600.0 
VC C milliVolts ] 
IB = - IB.BBB mA TO -I0.300 mA 
Figure 7.2d Typical measured curves for Rc extraction, taken from 
wafer 4. 
Measured 






-130. 	 -140.0 	 -150.0 	 -160.0 
VC [ mi!IiVolts 3 
lB 	-18.080 mA TO -10.388 mA 
Figure 7.2e Typical measured curves for RE extraction, taken from wafer 
6. 
Measured 
-3. 8  
-3.2 
-3. 0 f 	I 	I 	I 	I 	ILLJ.....L.V 1. 	1 	L.. IJJ JJ 
	
-500.0 -520.0 	-540.0 	-550.0 	-580.0 	-500.0 
VC [ milliVolts 
18 = -18.008 mA TO -18.388 mA 













-130.0 	 -140. 	 -15.0 	 -16.0 
VC E milliVolts J 
lB 	-10.280 mA TO -10.308 mA 
Figure 7.2g Typical measured curves for RE  extraction, taken from 
wafer 10. 	 Measured 





4 	II 	I 	I I I 	I 
-500.8 	-520.0 	-540.0 	-560.8 	-588.0 	-600.0 
VC 1 milliVolts ] 
lB 	-10.008 mA TO -10.303 mA 
Figure 7.2h Typical measured curves for Rc extraction, taken from 
wafer 10. 
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FIGURE 7.3a Plot of mean emitter resistance vs n-well junction depth. 
FIGURE 7.3b Plot of mean collector resistance vs n-well junction depth. 
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space charge region at the base-collector junction will increase in width 
as the base of the device is driven in longer. This is due to the decreased 
spatial distribution of dopant in the base, at the junction. All devices 
were characterised using a collector voltage sweep from -500mV to - 
600mV and stepped base current from -lOmA to -10.3mA. The base 
current is high enough to ensure that the device is saturated but small 
enough to ensure that the device is not damaged by the power dissipated. 
Rc will vary with Ic  increasing from a small value (R 0 ) to a larger 
value (R n0rmaj) as the collector current saturates. The observed variation 
in Rc is due to the devices with the shallower base reaching collector 
current saturation, and consequently Rcnormai, before those with the 
deeper base junction. If a different region of extraction had been chosen 
for each drive-in split, a constant collector resistance could have been 
found for the devices. 
7.1.5 Early Voltage 
Table 7.3 shows the SMU set-up for extracting the forward and 
reverse Early voltages from the devices. Figures 7.4 a-d show typical 
measured curves for each part of the drive-in split. Figure 7.5a-b shows 
the wafer mean of VAF and VAR  plotted against base junction depth. 
Figure 7.5a shows an increase of V with drive-in time. Figure 7.5b also 
shows an increase in VAR with drive-in time. Chapter 2 discussed the 
Early effect and chapter 3 discussed the parameters VAP and VAR used to 
model the Early effect. By considering these discussions we can get a 
qualitative feel for the relationship between the Early voltages, VAF and 
V, and drive-in time. The Early effect occurs when the base-collector 
space charge region (in the case of VAF)  encroaches into the base region 
reducing the width of the active base. A smaller early voltage indicates a 
greater effect on base width. If we assume a constant encroachment for 
a particular value of VCB (not strictly true as the base-collector junction 
profiles are different for each part of the split) then the devices with the 
narrowest base widths (shortest drive-in) will be affected much more by 
this encroachment. This is illustrated by figure 7.5a. 
7.1.6 Forward Gununel Parameters 
Table 7.4 details the SMU set up for the extraction of the forward 
Setup Name: 	Setup # 3 
Early Voltage  
Function MAIN STEP CONSTANT 
Source Name VC TB VE 
Sweep Mode UN LIN 
Start 2V -1t A 0.0 V 
Stop -4V -lOj.tA  
# of Points 20  3  
Compliance 100 mA 3.0 V 100 mA 
Fixed Sources 
Outputs lic  
Table 7.3 SMTJ set up for the measurement of VAY and V. 
Setup Name: 	Setup # 4 
1db vs Vb  
Function MAIN CONSTANT CONSTANT 
Source Name VB VC VE 
Sweep Mode LIN  
Start -380 mV -5 V 0.0 V 
Stop -900 mV  
# of Points 22  
Compliance 100 mA 100 mA 100 mA 
Fixed Sources  
Outputs lB IC  








0 	 -2.0 	 -4.0 
VC C Volts 
lB - -1.000 uR TO -10.000 uR 
Figure 7.4a Typical measured curves for V and VAR extraction, taken 
from wafer 1. 	 Simulated Measured 
02 	 I 	I 	 I 
2.0 0 	 -2.0 	 -4.0 
VC C Volts 
lB - -1.000 uR TO -10.000 uR 
Figure 7.4b Typical measured curves for VAb' and V, extraction, taken 











0 0 	 -2.0 	 -4.0 
VC [ Volts 
lB - -1.000 uR TO -18.000 uR 
Figure 7.4c Typical measured curves for V and V, extraction, taken 
from wafer 6 	 Simulated Measured 
-1.5 	 I 	 I 
-0.5 
-2.0 
VC [ Volts I 
lB 	-1.000 uR TO -10.000 uR 
Figure 7.4d Typical measured curves for V,. and V, extraction, taken 
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Figure 7.5a Plot of forward Early voltage vs n-well junction depth. 
Figure 7.5b Plot of mean reverse Early voltage vs n-well junction depth. 
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Gummel parameters Is,  N, /3k, I,, 'SE, NE, and R8. A detailed derivation 
of these parameters is given in chapter 3. Figure 7.6 a-d shows the 
typical extracted forward Gummel curves for each part of the drive-in 
split. Figures 7.7a-d show typical forward biased gain characteristics for 
each drive-in condition. Figures 7.8a-g show the wafer mean for each 
extracted parameter vs base junction depth. 
Figure 7.8a shows the fall of Is (transport saturation current) with 
increased base junction depth. As the base junction is driven in, the 
built-in base charge QBO will increase. From equation 3.21, as QBO  rises 
then Is will fall. This is a consequence of the rise in the Gummel 
Number. 
Figure 7.8b shows the fall of N F  (forward current emission 
coefficient) with increased base junction depth. NF  models the deviation 
of the emitter-base diode from ideal. The closer the parameter is to unity 
the more ideal the junction. As the base junction is driven in the 
effective base doping at the emitter-base junction will fall. The ratio of 
emitter-base doping will increase. The recombination in the emitter-
base space charge region will decrease and thus the junction will 
become more ideal. 
Figure 7.8c shows the fall of 13F (forward current gain) with 
increased base junction depth. From the theory presented in chapter 2 
this is a fairly obvious relationship. The gain is inversely proportional to 
the active base width. Another effect touched on above is that of the 
increased Gummel Number, this also serves to reduce the gain of the 
transistor. However, this is a much smaller order effect when compared 
with base width variation. 
Figure 7.8d shows the relationship of 'K?  (knee current for 
forward beta high current roll off) vs base width. As the base width 
increases 'K?  falls. This is a consequence of reduced gain of the devices 
with the larger base widths. As they begin to run into high current 
effects at the emitter-base junction, less of the injected current reaches 
the collector. 
Figures 7.8e and 7.8f show the relationship of 2 (base-emitter 
leakage saturation current) and N E  (base-emitter leakage emission 
coefficient) vs base width. Both of these parameters fall with increased 
base width. The fall of 'SE  is a consequence of decreased recombination 























-0.2 	 -0.4 	 -0.6 	 -0.8 	 -1.0 
VB [ Volts ] 
VC -5.000 V 
Figure 7.6a Typical measured forward Gummel curves for Is, NF , 'BF,  
I, 'SE' NE, and R8. extraction, taken from wafer 1. 
Simulated Measured 
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Figure 7.6b Typical measured forward Gumrnel curves for Is, N, 
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Figure 7.6c Typical measured forward Gummel curves for Is, NF, f3, 
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Figure 7.6d Typical measured forward Gummel curves for I, NF, 




I 	liii 	if_1_LII 	I 	I 	III 	I 	li__il 	I 	liii 	I 	liii 
-9 	-8 -? -6 -5 -4 -3 -2 
10 10 	10 	10 	10 	10 	10 	10 
IC [ Amps ) 
vc = - 5.000 V 






.. 	 . 
:: : 
40.0- 
20. 0 	 _I 
10 10 	 10 	 10 
-7 	 -6 -5 -4 	 -3 	 -2 
10 10 
IC [ Amps 
VC - -5.000 V 





- 	 -- 




I 	I 	 I 	I 	II 	 I 	 I 	i •l 	 i 	 I 	I 	II 
-4 -3 -2 
10 	 10 	 10 	 i@ 	 10 	 10 
IC [ Amps ] 
VC -5.øO V 
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Figure 7.8a. Plot of Is (transport saturation current) vs n-well junction 
depth. 
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Figure 7.8e Plot of 'SE  (base-emitter leakage saturation current) vs n-well 
junction depth. 
2 	3 	4 	5 	6 	7 
Xi p.m 
Figure 7.8f Plot of NE  (base-emitter leakage emission coefficient) vs n-
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Figure 7.8g Plot of RB  (zero bias base resistance) vs n-well junction depth 
effects at the surface but the recombination in the space-charge region 
dominates. These effects are only significant at low currents. 
Figure 7.8g shows the relationship of R B (zero bias base 
resistance) vs base junction depth. As the base junction depth inëreases, 
the parasitic resistance in the base increases. Although, as noted above, 
the active base charge increases with drive-in time this charge is 
distributed spatially over a much greater area. This causes the observed 
increase in parasitic base resistance. 
7.1.7 Reverse Gummel Parameters 
Table 7.5 details the SMU set-up for the extraction of the reverse 
Gummel parameters (NR, PR, 'KR I). Figure 7.9a-d shows the wafer 
mean of each extracted parameter vs base junction depth. 
Figure 7.9a shows the relationship of N R (reverse current 
emission coefficient) vs base junction depth. As detailed in chapter 3, NR  
models the deviation of the base-collector diode from the ideal. The closer 
the parameter is to unity the more ideal the junction. Typically in 
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discrete or IC bipolar devices this is very close to unity. As the base 
junction is driven in, NR  falls from around .2 to about 1.75. From this we 
can say that the base-collector diode is never very ideal. However, as the 
base junction is driven in, doping concentration at the base side of the 
junction falls. The situation becomes like that of NF dealt with above. 
Figure 7.9b shows OR (maximum reverse gain) vs base junction 
depth. PR  falls as the base junction is driven in. This follows the fall of 
with base junction depth. Here the critical factor is base width. As the 
base width increases the gain of the device falls. 
Figure 7.9c shows I (knee current for reverse beta high current 
roll oft) vs base junction depth.Figure 7.11d illustrates 'Sc  (base-collector 
leakage saturation current) vs base junction depth. As the base is driven 
in we have seen, from NR  above, that the base-collector diode becomes 
more ideal. As with 'SE  above the recombination in the base-collector 
space charge region falls. This results in a decrease in 
The above parameter relationships illustrate that the parasitic 
bipolar transistor is sensitive to variations in the CMOS process. These 
parameters vary in a predictable and understandable manner. It will be 
shown later that this sensitivity can be utilised to evaluate and therefore 
control CMOS process uniformity. 
7.2 The MOS Transistor 
MOS transistor arrays were included in the design of the test chip 
(chapter 4). These were included to allow comparisons of device 
sensitivity to process change and also to explore the relationship between 
extracted MOS parameters and those of the parasitic bipolars. The 
results presented below are extracted from devices on the same wafers 
as those shown above. Typical characteristics are shown for one MOS 
characterisation and are presented with wafer averages of the 
parameters extracted for each part of the split. 
7.2.1 Device Structure 
Although both p- and n-channel devices were designed and fabricated 
only p-channel results are presented below. The reasons for this are 
twofold. 
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The vertical bipolar parasitics and JFET devices with which the 
MOS transistors will be compared were fabricated using the n-
well. Any comparisons between these devices and n-channel 
MOSFETs would be of very little use. 
Although the EMF 5m CMOS process is a single well process, 
any relationships developed here would be applicable to a twin 
well technology where parasitic vertical pnp and npn parasitics 
are available as test structures. 
7.2.2 Characterisation Technique 
Parameters for the SPICE level 2 MOS model were extracted from 
the MOS transistor arrays. However, using TECAP, parameters for this 
model are achieved by running the optimizer (chapter 6) to provide a best 
fit of the model to the extracted data, in the appropriate region of 
operation. This had to be borne in mind when making any comparisons 
with other devices. 
The first step in extracting parameters for the MOS model was to 
enter values for T0 , LD, WD and R. To,, is the gate oxide thickness for 
the process, this is used in the calculation of the conduction factor and 
back-gate bias effects. LD  is the lateral diffusion coefficient (refered to as 
AL in chapter 6). This is used to determine the initial value of the 
effective channel length. WD  is the channel width reduction factor and 
this is used to determine the value of the effective channel width. This 
parameter exists only in TECAP and is assumed to be zero in the SPICE 
model. Rs is the source/drain ohmic resistance. This parameter is 
geometry independent in both SPICE and TECAP. X1  is the 
metallurgical source/drain junction depth, that is the distance into the 
diffused region at which point the source/drain dopant concentration 
becomes equal to the background dopant concentration. 
The next stage in the characterisation of the device is to extract 
the linear region parameters from a large device. From these curves the 
parameters ji,, V10, NSUR,  Theta and NFS are extracted. p.0 is the surface 
mobility at low gate voltages. V 0 is the extrapolated zero bias threshold 
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Figure 7.9c. Plot of I ( knee current for reverse beta high current roll 
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Figure 7.9e. Plot of N (base-collector leakage emission coefficient) vs n-
well depth, 
Setup Name: 	Setup #5 
IelbvsVb  
Function MAIN CONSTANT CONSTANT 
Source Name VB VE VC 
Sweep Mode bIN  
Start -300 mV -1.0 V 0.0 V 
Stop -900 mV  
# of Points 22  
Compliance 100 mA 100 mA 100 mA 
Fixed Sources  
Outputs IE JIB  
Table 7.5 SMIJ set up for the measurement of the reverse Gummel 
parameters. 
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Figure 7.10a Typical characteristic curves for #0,V 0, NSUB, UEXP, and NFS 
extraction, taken from the 25p.m x 25pm device on wafer 1. 
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Figure 7.10b Typical characteristic curves for WD and DELTA 
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Figure 7.10c Typical characteristic curves for LD, XJ, RD, andRS 
extraction, taken from the 25p.m x 5p.m device on wafer 1. 
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Figure 7. 10d Typical characteristic curves for VMAX and NEFF extraction, 
taken from the 25pm x 5im device on wafer 1. 
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This parameter models the onset of strong inversion and marks the 
point where the device starts conducting if weak inversion currents are 
neglected. NSUB is the substrate doping concentration used in the 
calculation of most of the backgate bias effects. Theta is the critical field 
exponent and is used to model mobility reduction at high electrical field 
strengths in the channel. Theta is equivalent to Uexp discussed in chapter 
3. NFS is the effective surface state density and is used to determine sub-
threshold current flow. 
From a narrow device DELTA is extracted. This parameter 
models the effect of device width on threshold voltage. 
The next stage in the characterisation is to extract VMAX the 
maximum drift velocity of carriers. This determines whether VD,," is a 
function of scattering velocity limited carriers or the drain depletion 
region pinch-off. VD,, was discussed in chapter 3. Typical characteristic 
curves from a set of MOS devices on wafer 1 are given in figure 7.10a-d. 
In the following discussions no short or narrow channel parameters are 
used in comparison with the bipolar devices. 
72.3 MOS Parameter Variation with Process Split 
This section presents the variation of extracted MOS parameters 
with the process split discussed earlier in the chapter. The relationships 
shown are used in the later comparison with extracted bipolar 
parameters and a process uniformity evaluation. As above, the 
parameters presented are wafer mean parameters. 
Figure 7.11a illustrates the variation of p-channel V 0 with 
simulatd n-well junction depth. The graph shows a fall in I VTO I with 
n-well junction depth. This is primarily due to the reduction of the n-
well surface concentration. Figure 7.11b shows the fall of NSUB with n-
well drive in time. This correlates well with the results in figure 7.l la. 
7.4 Parametric Relationships 
Figure 7.12a shows U0 the MOS surface mobility, plotted against 
OF, the forward gain of the vertical bipolar transistor, for each part of the 
n-well drive in split. From this it can be seen that U0 decreases as OF 
increases. As the well drive-in time is reduced N D,, the surface 
concentration of the n-well, will increase. This reduces the surface 
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mobility. The depth of the n-well also decreases and this makes the 
effective base width for the vertical bipolar smaller and increases j3. 
However it should be noted that the decrease in U0 is around 16% while 
the increase in f3. is around 100%. 
Figure 7.12b shows the variation of VTO with OF,. This relationship 
results for the same reasons discussed above. Figure 7.12c illustrates a 
very linear relationship between NSUB extracted from the MOS devices vs 
/3F and this supports the theory of the above relationships. 
It can be seen from these relationships that the behaviour of the 
bipolar parasitic is very closely related to that of the CMOS devices 
fabricated in the same process. It is this close relationship that will 
allow bipolar test structures to act as a process control tool for CMOS 
processes. In the next section bipolar parasitic transistors are used to 
evaluate CMOS process uniformity. Parts of this work have been 
presented at an international conference [9] and published in an IEEE 
journal [10]. 
7.5 A Process Uniformity Evaluation 
By wafer mapping the parameters extracted from the MOS and 
parasitic devices, the variation of their characteristics due to process 
non-uniformity can be evaluated. Figure 7.13a and 7.13b show the MOS 
parameters VTO and jt, mapped out for wafer 10. These show an obvious 
variation from the bottom left hand corner of the wafer to the top right. If 
these maps are compared with Figure 7.13c and 7.13d a similar pattern 
can be seen in the parasitic bipolar parameter variation. This pattern 
can also be discerned in Figure 7.13e, a map of parasitic JFET V. 
Figure 7.14 shows a scatter plot of MOS V 0 versus the reverse Early 
voltage extracted from a vertical bipolar transistor. A linear relationship 
between the two parameters can be observed. Table 7.6 gives the 
statistical correlation coefficients for these and a number of other 
parameters. The value of the correlation coefficient represents the extent 
of the linear association between two variables. These relationships 
would suggest that the parasitic bipolar parameters are indeed sensitive 
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Figure 7.12a p-channel MOS parameter U0 plotted against vertical 
parasitic bipolar parameter PF. 
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Figure 7.12b p-channel MOS parameter VTO plotted against vertical 




1 e+1 6 
Oe+0I.I 
60 	80 	100 	120 	140 	160 	180 
Bf 
Figure 7.12c p-channel MOS parameter N 8  plotted against vertical 
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Figure 7.12d p-channel MOS parameter Theta plotted against vertical 
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Figure 7.13e Wafer map of JFETV for wafer 10. 
Parameter Correlation Coefficients from Wafer 10 
Bipolar MOS 
PF 	V. VAR p0 VT NSUB 
is 0.900 -0.934 -0.963 0.594 0.690 -0.406 
13F -0.864 -0.906 0.582 0.689 -0.376 
VAR 0.956 -0.566 -0.704 -0.375 















Figure 7.14 Scatter plot of Vro versus V for wafer 10. 
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Figure 7.15 Scatter plots of VTQ  versus V F for waf6r,s 1,6, and 10. 
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Figure 7.15 shows the MOS transistor parameter V 0 plotted 
against the forward Early voltage, VAF, for wafers 1,5 and 10. This shows 
that the early voltage is reduced with decreasing well depth and 
increasing I VTO I. Wafer 10 has the shallowest well depth and exhibits 
the greatest variation across the wafer as shown in figure 7.16. Some 
possible causes for this are discussed later. 
Equations 7.1-7.4 give theoretical expressions for three of the 






QB = ND(x)dx 	 (7.2) 
xo 
DflAnOB /XB  
OF = DEpOE/LE 	 (7.3) 
QA is the Gummel number and ND is the doping in the base. 
sJ 2EqN(2 ) 
VT = VFB  + 	- 	
(7.4) cox  
By considering these equations we can begin to obtain a qualitative 
feel for the relationship between the MOS and the parasitic devices 
parameters. This approach can be used to provide extra information 
which may be required to help isolate the most probable cause of 
parameter variation. The suspected cause of the variation displayed in 
Fig. 7.13(a)-(e) is non-uniform well doping which could be due to either 
implant dose variation or bulk wafer non-uniformity. Uneven dose 
distribution across the wafer causes a variation in the effective well 
surface concentration ND. As ND  decreases then the net charge in the 
base (QA)  decreases and, from equation 7.1, Is will increase. The value 
ND for the pMOS transistor is effectively 	Hence, as ND reduces, 
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Figure 7.18 SUPREM3 plot of doping under the gate of MOS transistor. 
This plot results from the simulated processing conditions of wafer 10. 
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Figure 7.19a Wafer map of Vm for wafer 1. 
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above conclusion, is illustrated in figure 7.17. It should be noted that as 
N0 falls the emitter efficiency will be increased while the effective base 
width (WB) reduces as the emitter-base junction moves further into the 
well and the well depth decreases. This accounts for the increase in 13F 
and the decrease of both V and VT  for the JFET. The variations of MOS 
parameters such as ji0 and NSUB also support this explanation. 
The correlations in the above example are enhanced due to ND  
being of the same order as the threshold adjust implant. This is 
illustrated by a SUPREM simulation shown in figure 7.18. In the 
standard CMOS process the threshold voltage would be less sensitive. 
Figure 7.19(a) gives the wafer map of VTO for the pMOS transistors of 
wafer 1 and shows that no pattern can be discerned for the standard well 
drive-in. However, when the bipolar saturation current Is is mapped as 
in figure 7.19(b) we can see a similar pattern to that of wafer 10, shown 
in figure 7.13(c). This would suggest that the parameters extracted from 
the bipolar transistors are more sensitive to CMOS process variation 
than the MOS parameters themselves. This increased sensitivity may 
give early warning to process shift or variability before the CMOS yield is 
seriously effected. 
In the production environment realistic parameter evaluation for 
process control must be fast and the test devices small and reliable. The 
devices presented above fall into that category. The example presented 
above has used a fairly complex characterisation and extraction 
package. However the method can be incorporated easily into most test 
systems by choosing to extract parameters such as /3 at fixed dc bias 
and VAF. Extraction of these parameters returns a wealth of extra 
process information for very little expense. 
7.6 Conclusion 
It has been shown that parasitic transistors can be a very 
sensitive guide to nonuniformities which are present in a CMOS 
process. The parasitic transistors presented can be simply included 
either as scribe channel devices or in a PCC to provide more detailed 
information about doping concentrations and junction depths. The 
measurements on these devices can be used to provide additional 
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information to help determine process problems that are not apparent 
from the measurement of CMOS devices alone. 
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Chapter 8 
Conclusions and Further Work 
8.1 Conclusions 
CMOS has become the dominant technology in integrated circuit 
manufacture. Current market observations show that it will continue to 
dominate and expand (chapter 1). BiCMOS will also expand and is 
predicted to attain a market share of at least 5% by 1994. In electronics 
like all manufacturing technologies the need for quality control has 
grown significantly. The electronics industry in particular with many 
devices in critical applications needs to assure its customers of heir 
products quality and reliability. Quality and reliability now ranks 
alongside price and new product innovation in most electronics 
company's marketing strategy. Statistical process control (SPC) has 
grown to meet the need for quality assurance (QA). Most companies now 
have their own QA policies which have at their heart a commitment to 
SPC. 
SPC needs uncompromising metrics to be able to successfully 
identify and eliminate non-conforming material. In the particular case 
of CMOS, critical dimensions of 1.0 - 0.8p.m are now commonplace and 
0.7-0.6im devices are emerging from development to production. New 
metrics are now required to control device aspects which previously had 
no discernable or adverse effect to device performance. 
This thesis has looked at this problem and has defined some new 
techniques and metrics for the process control of a standard CMOS 
process. The approach has been a novel one. The parasitic transistors 
available in a CMOS process are characterised and test structures 
examined to assess their ability to provide parametrics which can be 
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used for CMOS process control. A review has been presented of CMOS 
technologs past and current status. Introductory theory of operation of 
bipolar and MOS transistors has been presented to enable the 
understanding of the relationship between parasitic bipolar transistors 
and MOS transistors fabricated in a standard CMOS process. The role of 
SPC has been discussed and a case study of Motorola's six sigma policy 
has been presented (chapter 3). The design and fabrication of test 
structures suitable for the objective of the characterisation was 
presented in chapter 4. Chapters 5,6 and 7 offer techniques for process 
control which can be applied to any standard CMOS process. The 
techniques presented include the following: 
The characterisàtion of parasitic JFETs to provide well depth 
information electrically. This technique avoids the use of 
expensive and time consuming methods, such as Secondary 
Ion Mass Spectroscopy (SIMS), and the traditional bevel and 
stain approach to junction profiling. 
The use of parasitic lateral bipolar transistors to estimate the 
sideways diffusion component (AL) associated with MOS 
transistors fabricated in a CMOS process. The technique 
presented is a quick three point measurement procedure 
which gives comparable results to conventional methods. The 
technique avoids the inaccuracies of short channel effects on 
the transconductances of sub-micron MOS devices. 
The use of parasitic bipolar test structures to evaluate CMOS 
process uniformity. This technique was evaluated through the 
examination of the relationship between bipolar parameters 
and MOS parameters extracted from devices fabricated on the 
same chip. Wafer mapping enabled the wafer-scale 
comparison of each devics ability to reflect non-uniform 
CMOS processing through the examination of their electrical 
characteristics. It was found that some of the bipolar 
transistors were more sensitive to CMOS processing than 
those of the CMOS devices. 
All of the devices discussed, designed and fabricated for this 
thesis were fabricated using a standard CMOS process. No extra mask 
steps or processing steps were needed. A consequence of this is that they 
can be incorporated into any CMOS test chip or scribe grid structure. 
There are two main benefits to be gained by using test structures like 
those described in this thesis: 
The test structures give a wealth of extra processTh) 
monitoring parameters which are not routinely extracted from 
a MOS process. 
The analysis of these devices will provide an introductory 
knowledge of bipolar device operation to process/device 
engineers before this becomes an absolute necessity in the 
production of BiCMOS circuits. 
8.2 Further Work 
A number of ideas are presented in this thesis which require 
some further work. The experiments presented were designed and 
fabricated with a 5im CMOS process (albeit with step and repeat 
capability). Although the basic structures would be the same they could 
be re-designed with smaller geometry design rules. The test structures 
like most traditional MOS structures would be scaled suitable for the 
process. However, some of the ideas presented require some more 
characterisation work: 
1. The concept of using lateral bipolar transistors to estimate AL 
could be applied to lateral devices formed by a CMOS process 
with a Lightly Doped Drain (LDD) transistor  structure. The 
simple model defined in chapter 6 may not apply directly to 
structures formed in this manner. However it is likely that 
lateral transport would occur primarily at the edge of the 
LDD (shortest base width) and the model could be modified to 
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fit the physical transport of the devices.As short channel 
effects become more pronounced this method provides a 
relatively simple method for extracting AL. 
It was stated in chapter 4 that although an n-well process 
was used, the approach would be just as valid in p-well or 
twin well technology. Each pnp device presented in the thesis 
has an equivalent npn structure which could be 
characterised. 
A complete test vehicle could be designed which would 
contain all relevant test structures for the process control of a 
CMOS or BiCMOS process. 
The ability of parasitic JFETs to monitor well junction depth 
could be assessed using SIMS profiling rather than relying 
on simulations to estimate the method's accuracy. 
The process uniformity evaluation presented in chapter 7 
compared DC bipolar parameters with traditional MOS 
parameters. With CMOS critical dimensions being pushed 
towards the sub-half micron level, AC characteristics of 
bipolar transistors fabricated in a CMOS process may provide 
useful process control information. Unfortunately, the 
hardware required for AC characterisation of bipolar 
transistors remains expensive in comparison with that 
required for DC analysis. 
Parasitic transistors fabricated in a CMOS process provide useful 
parameters for process control. These parameters have even been 
shown, in some cases, to be more sensitive to CMOS process non-
uniformities than those extracted from MOS devices. The direction of 
integrated circuit manufacturing technologies is moving inevitably 
towards the mixed approach of BiCMOS. One may look forward to 
BiCMOS becoming the dominant technology some time in the next 
century. The adoption of the concepts presented in this thesis will 
M. 
provide valid process control information for today's CMOS processes 
and an insight into the control of future BiCMOS processes. 
